Remember global declarations and defines accross read_verilog calls
[yosys.git] / kernel / rtlil.cc
2016-11-15 Clifford WolfRemember global declarations and defines accross read_v...
2016-10-14 Clifford WolfAdded $anyseq cell type
2016-10-11 Clifford WolfAdded $ff and $_FF_ cell types
2016-09-07 Clifford WolfImprovements in assertpmux
2016-08-30 Clifford WolfRemoved $aconst cell type
2016-08-28 Clifford WolfRemoved $predict again
2016-08-27 Clifford WolfFixed handling of transparent bram rd ports on ROMs
2016-07-30 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2016-07-27 Clifford WolfAdded $anyconst and $aconst
2016-07-21 Clifford WolfAdded $initstate cell type and vlog function
2016-07-21 Clifford WolfAfter reading the SV spec, using non-standard predict...
2016-07-13 Clifford WolfAdded basic support for $expect cells
2016-07-08 Clifford WolfMerge branch 'yosys-0.5-vtr' of https://github.com...
2016-06-19 Clifford WolfMerge branch 'sv_packages' of https://github.com/rubund...
2016-06-18 Ruben UndheimA few modifications after pull request comments
2016-06-18 Ruben UndheimAdded support for SystemVerilog packages with localpara...
2016-06-17 Clifford WolfImproved support for $sop cells
2016-06-17 Clifford WolfAdded $sop cell type and "abc -sop"
2016-02-02 Clifford WolfAdded addBufGate module method
2016-01-31 Clifford WolfMerge branch 'rtlil_remove2_speedup' of https://github...
2016-01-31 Rick Altherrrtlil: Improve performance of SigSpec::extract(SigSpec...
2016-01-31 Rick Altherrrtlil: speed up SigSpec::sort_and_unify()
2016-01-31 Rick Altherrrtlil: improve performance of SigSpec::replace(SigSpec...
2016-01-31 Rick Altherrrtlil: improve performance of SigSpec::remove2(SigSpec...
2016-01-31 Clifford WolfMerge branch 'rtlil_remove2_speedup' of https://github...
2016-01-30 Rick Altherrrtlil: rewrite remove2() to avoid copying
2016-01-30 Rick Altherrrtlil: duplicate remove2() for std::set<>
2015-12-07 Clifford WolfMerge pull request #108 from cseed/master
2015-10-25 Clifford WolfImport more std:: stuff into Yosys namespace
2015-10-24 Clifford Wolfrenamed SigSpec::to_single_sigbit() to SigSpec::as_bit...
2015-10-24 Clifford WolfFixed driver conflict handling (various cmds)
2015-10-24 Clifford WolfFixed handling of driver-driver conflicts in wreduce
2015-09-25 Clifford WolfAdded read-enable to memory model
2015-09-18 Clifford WolfCosmetic fix in Module::addLut()
2015-08-16 Clifford WolfAdded $tribuf and $_TBUF_ cell types
2015-08-12 Clifford WolfMerge pull request #70 from gaomy3832/bugfix
2015-08-11 Clifford WolfFixed handling of [a-fxz?] in decimal constants
2015-07-31 Clifford WolfAdded WORDS parameter to $meminit
2015-07-02 Clifford WolfFixed trailing whitespaces
2015-06-29 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2015-06-29 Clifford WolfAdded design->rename(module, new_name)
2015-06-17 Clifford WolfAdded "rename -top new_name"
2015-06-11 Clifford WolfFixed cstr_buf for std::string with small string optimi...
2015-06-09 Clifford WolfMerge branch 'verilog-backend-memV2' of github.com...
2015-06-08 Clifford WolfFixed "avail_parameters" handling in module clone/copy
2015-04-29 Clifford WolfAdded $eq/$neq -> $logic_not/$reduce_bool optimization
2015-04-24 Clifford WolfImproved attributes API and handling of "src" attributes
2015-04-05 Clifford WolfAvoid parameter values with size 0 ($mem cells)
2015-04-05 Clifford WolfAdded $_MUX4_, $_MUX8_, and $_MUX16_ cell types
2015-04-03 Ahmed IrfanMerge branch 'master' of https://github.com/cliffordwol...
2015-02-26 Clifford WolfAdded $assume cell type
2015-02-14 Clifford WolfAdded $meminit support to "memory" command
2015-02-14 Clifford WolfAdded $meminit cell type
2015-02-07 Clifford WolfAdded SigSpec::has_const()
2015-02-07 Clifford WolfAdded cell->known(), cell->input(portname), cell->outpu...
2015-02-03 Clifford WolfSkip blackbox modules in design->selected_modules()
2015-01-31 Clifford WolfAdded "equiv_make -blacklist <file> -encfile <file>"
2015-01-23 Clifford WolfAdded dict/pool.sort()
2015-01-21 Clifford WolfProgress in equiv_simple
2015-01-19 Clifford WolfAdded equiv_make command
2015-01-19 Clifford WolfAdded $equiv cell type
2015-01-17 Clifford WolfOptimizing no-op cell->setPort()
2015-01-01 Clifford WolfRemoved SigSpec::extend_xx() api
2014-12-30 Clifford Wolfadded hashlib::mkhash_init
2014-12-29 Clifford WolfAdded "yosys -X"
2014-12-28 Clifford WolfAdded mkhash_xorshift()
2014-12-28 Clifford WolfAdded memhasher (yosys -M)
2014-12-28 Clifford WolfFixed performance bug in object hashing
2014-12-28 Clifford WolfRenamed hashmap.h to hashlib.h, some related improvements
2014-12-27 Clifford WolfMore dict/pool related changes
2014-12-27 Clifford WolfMore hashtable finetuning
2014-12-26 Clifford WolfReplaced std::unordered_set (nodict) with Yosys::pool
2014-12-26 Clifford WolfReplaced std::unordered_map as implementation for Yosys...
2014-12-26 Clifford WolfAdded new_dict (hashmap.h) and re-enabled code coverage...
2014-12-26 Clifford WolfAdded Yosys::{dict,nodict,vector} container types
2014-12-24 Clifford WolfRenamed extend() to extend_xx(), changed most users...
2014-12-11 Clifford WolfAdded IdString::destruct_guard hack
2014-12-08 Clifford WolfAdded bool constructors to SigBit and SigSpec
2014-12-08 Clifford WolfAdded module->addDffe() and module->addDffeGate()
2014-12-08 Clifford WolfAdded $dffe cell type
2014-12-08 Clifford WolfAdded $_DFFE_??_ cell types
2014-11-09 Clifford WolfAdded log_warning() API
2014-10-26 Clifford WolfAdded support for $readmemh/$readmemb
2014-10-18 Clifford WolfFixed various VS warnings
2014-10-17 Clifford WolfVarious win32 / vs build fixes
2014-10-15 Clifford WolfFixed RTLIL::SigSpec::parse() for out-of-range bit...
2014-10-10 Clifford WolfRenamed SIZE() to GetSize() because of name collision...
2014-10-03 Clifford WolfAdded $_BUF_ cell type
2014-09-22 Ahmed IrfanMerge branch 'master' of https://github.com/cliffordwol...
2014-09-19 Clifford WolfInitialize RTLIL::Const from std::vector<bool>
2014-09-14 Clifford WolfFixed monitor notifications for removed cell
2014-09-08 Clifford WolfAdded $lcu cell type
2014-09-08 Clifford WolfAdded "$fa" cell type
2014-09-06 Clifford WolfAdded $macc cell type
2014-09-04 Clifford WolfRemoved $bu0 cell type
2014-09-02 Clifford WolfCreate a default selection stack in RTLIL::Design:...
2014-09-01 Clifford WolfUsing std::vector<RTLIL::State> instead of RTLIL::Const...
2014-08-31 Clifford WolfAdded $lut support in test_cell, techmap, satgen
2014-08-30 Clifford WolfAdded design->scratchpad
2014-08-30 Clifford WolfAdded $alu cell type
next