Add Tercel PHY reset synchronization
[microwatt.git] / litedram / extras / litedram-wrapper-l2.vhdl
2022-02-22 Raptor Engineering... Extend LiteDRAM VHDL wrapper to allow more than one...
2020-08-13 Michael NeulingMerge pull request #235 from paulusmack/master
2020-08-07 Michael NeulingMerge pull request #229 from ozbenh/litedram
2020-07-08 Benjamin Herrenschmidtlitedram: l2: Add a few comments about litedram behaviour
2020-07-08 Benjamin Herrenschmidtlitedram: l2: Add support for more geometries
2020-07-08 Benjamin Herrenschmidtlitedram: l2: Latency improvements
2020-06-12 Paul MackerrasMerge pull request #198 from ozbenh/litedram
2020-06-12 Benjamin Herrenschmidtlitedram: L2 use latched refill_index
2020-06-12 Benjamin Herrenschmidtlitedram: Pipeline store acks in L2
2020-06-12 Benjamin Herrenschmidtlitedram: Add stash buffer to the L2 cache wishbone...
2020-06-12 Benjamin Herrenschmidtlitedram: Defer clearing of tags & valids to improve...
2020-06-10 Paul MackerrasMerge pull request #194 from ozbenh/misc
2020-06-10 Benjamin Herrenschmidtlitedram: Remove remnants of riscv-inits
2020-06-05 Paul MackerrasMerge pull request #191 from ozbenh/litedram
2020-06-05 Benjamin Herrenschmidtlitedram: Make the L2 twice as tall
2020-06-05 Benjamin Herrenschmidtlitedram: Remove old "VexRiscV" based initializations