| 2020-07-07 |
whitequark | back.pysim: synchronize waveform writing with cxxrtl. |
blob | commitdiff | raw |
| 2020-07-07 |
whitequark | back.pysim: synchronize terms with cxxrtl. NFC. |
blob | commitdiff | raw | diff to current |
| 2020-07-07 |
whitequark | back.pysim: simplify. NFC. |
blob | commitdiff | raw | diff to current |
| 2020-07-07 |
whitequark | back.pysim: simplify. NFC. |
blob | commitdiff | raw | diff to current |
| 2020-07-07 |
whitequark | Remove everything deprecated in nmigen 0.2. |
blob | commitdiff | raw | diff to current |
| 2020-06-28 |
whitequark | back.pysim: simplify. |
blob | commitdiff | raw | diff to current |
| 2020-04-16 |
anuejn | hdl.rec: make Record inherit from UserValue. working_23jun2020 |
blob | commitdiff | raw | diff to current |
| 2020-04-08 |
Stuart Olsen | back.pysim: Clear pending updates after they are effected |
blob | commitdiff | raw | diff to current |
| 2020-04-07 |
Stuart Olsen | back.pysim: Eliminate duplicate dict lookup in VCD... |
blob | commitdiff | raw | diff to current |
| 2020-04-07 |
Stuart Olsen | back.pysim: Reuse clock simulation commands |
blob | commitdiff | raw | diff to current |
| 2020-04-03 |
whitequark | back.pysim: fix emission of undriven traces to VCD... |
blob | commitdiff | raw | diff to current |
| 2020-03-15 |
Stuart Olsen | back.pysim: implement modulus operator. |
blob | commitdiff | raw | diff to current |
| 2020-02-19 |
whitequark | back.pysim: fix RHS codegen for Cat() and Repl(...... |
blob | commitdiff | raw | diff to current |
| 2020-02-19 |
whitequark | back.pysim: optionally allow introspecting generated... |
blob | commitdiff | raw | diff to current |
| 2020-02-12 |
whitequark | back.pysim: accept write_vcd(vcd_file=None). |
blob | commitdiff | raw | diff to current |
| 2020-02-06 |
whitequark | hdl.ast: add Value.{as_signed,as_unsigned}. |
blob | commitdiff | raw | diff to current |
| 2020-02-06 |
whitequark | back.pysim: emit toplevel inputs in VCD files as well. |
blob | commitdiff | raw | diff to current |
| 2020-02-06 |
whitequark | back.pysim: make `write_vcd(traces=)` actually use... |
blob | commitdiff | raw | diff to current |
| 2020-02-01 |
whitequark | hdl.ast: prohibit shifts by signed value. |
blob | commitdiff | raw | diff to current |
| 2019-12-02 |
whitequark | back.pysim: fix miscompilation of Signal(unsigned)... |
blob | commitdiff | raw | diff to current |
| 2019-11-28 |
whitequark | back.pysim: redesign the simulator. |
blob | commitdiff | raw | diff to current |
| 2019-10-13 |
whitequark | {,_}tools→{,_}utils |
blob | commitdiff | raw | diff to current |
| 2019-10-12 |
whitequark | hdl.ast: rename Slice.end back to Slice.stop. |
blob | commitdiff | raw | diff to current |
| 2019-10-12 |
whitequark | _tools: extract most utility methods to a private package. |
blob | commitdiff | raw | diff to current |
| 2019-10-11 |
whitequark | Consistently use {!r}, not '{!r}' in diagnostics. |
blob | commitdiff | raw | diff to current |
| 2019-10-11 |
whitequark | hdl.ast: Operator.{op→operator} |
blob | commitdiff | raw | diff to current |
| 2019-09-28 |
whitequark | hdl.ast: actually implement the // operator. |
blob | commitdiff | raw | diff to current |
| 2019-09-20 |
whitequark | hdl.ast: rename `nbits` to `width`. |
blob | commitdiff | raw | diff to current |
| 2019-09-20 |
whitequark | back.pysim: fix simulation of Value.xor(). |
blob | commitdiff | raw | diff to current |
| 2019-09-13 |
whitequark | hdl.ast: add Value.xor, mapping to $reduce_xor. |
blob | commitdiff | raw | diff to current |
| 2019-09-13 |
whitequark | hdl.ast: add Value.{any,all}, mapping to $reduce_{or... |
blob | commitdiff | raw | diff to current |
| 2019-09-03 |
whitequark | hdl.ast,back.rtlil: implement Cover. |
blob | commitdiff | raw | diff to current |
| 2019-08-31 |
whitequark | hdl.cd: add negedge clock domains. |
blob | commitdiff | raw | diff to current |
| 2019-08-23 |
whitequark | back.pysim: implement sim.add_clock(if_exists=True). locally_working |
blob | commitdiff | raw | diff to current |
| 2019-08-23 |
whitequark | back.pysim: don't crash when trying to drive a nonexist... |
blob | commitdiff | raw | diff to current |
| 2019-08-21 |
whitequark | back.pysim: allow coroutines as processes. |
blob | commitdiff | raw | diff to current |
| 2019-08-19 |
whitequark | lib.cdc: use a local clock domain in ResetSynchronizer. |
blob | commitdiff | raw | diff to current |
| 2019-08-19 |
whitequark | back.pysim: index domains by identity, not by name. |
blob | commitdiff | raw | diff to current |
| 2019-08-15 |
whitequark | hdl.ast: implement Initial. |
blob | commitdiff | raw | diff to current |
| 2019-08-03 |
whitequark | hdl.ast: deprecate Value.part, add Value.{bit,word... |
blob | commitdiff | raw | diff to current |
| 2019-07-12 |
whitequark | back.pysim: correctly add gtkwave traces for signals... |
blob | commitdiff | raw | diff to current |
| 2019-07-10 |
whitequark | back.pysim: avoid malformed VCD files when a decoder... |
blob | commitdiff | raw | diff to current |
| 2019-06-28 |
whitequark | back.pysim: create unique ResetSynchronizer internal... |
blob | commitdiff | raw | diff to current |
| 2019-06-28 |
whitequark | back.pysim: override ResetSynchronizer implementation. |
blob | commitdiff | raw | diff to current |
| 2019-06-28 |
whitequark | hdl.{ast,dsl}, back.{pysim,rtlil}: allow multiple case... |
blob | commitdiff | raw | diff to current |
| 2019-06-26 |
whitequark | back.pysim: fix scope screwup. |
blob | commitdiff | raw | diff to current |
| 2019-06-25 |
whitequark | hdl.{ast,dst}: directly represent RTLIL default case. |
blob | commitdiff | raw | diff to current |
| 2019-06-11 |
whitequark | back.pysim: check for a clock being added twice. |
blob | commitdiff | raw | diff to current |
| 2019-01-26 |
whitequark | back.pysim: support async reset. |
blob | commitdiff | raw | diff to current |
| 2019-01-26 |
whitequark | back.pysim: give better names to unnamed fragments... |
blob | commitdiff | raw | diff to current |
| 2019-01-26 |
whitequark | hdl.ir: rename .get_fragment() to .elaborate(). |
blob | commitdiff | raw | diff to current |
| 2019-01-25 |
whitequark | back.pysim: fix behavior of initial cycle for sync... |
blob | commitdiff | raw | diff to current |
| 2019-01-21 |
whitequark | back.pysim: wake up processes before ever committing... |
blob | commitdiff | raw | diff to current |
| 2019-01-17 |
whitequark | hdl.xfrm: add SampleLowerer. |
blob | commitdiff | raw | diff to current |
| 2019-01-15 |
William D. Jones | hdl.xfrm: Add on_AnyConst and on_AnySeq abstract method... |
blob | commitdiff | raw | diff to current |
| 2019-01-13 |
whitequark | back.pysim: handle non-driven, non-port signals. |
blob | commitdiff | raw | diff to current |
| 2019-01-06 |
Adam Greig | Give the top level scope a name to fix VCD hierarchy. |
blob | commitdiff | raw | diff to current |
| 2019-01-02 |
William D. Jones | hdl.xfrm: Add Assert and Assume abstract methods for... |
blob | commitdiff | raw | diff to current |
| 2018-12-29 |
whitequark | back.pysim: warn if simulation is not run. |
blob | commitdiff | raw | diff to current |
| 2018-12-28 |
whitequark | hdl.rec: add basic record support. |
blob | commitdiff | raw | diff to current |
| 2018-12-26 |
whitequark | lib.cdc: add tests for MultiReg. |
blob | commitdiff | raw | diff to current |
| 2018-12-22 |
whitequark | hdl.xfrm: Abstract*Transformer→*Visitor |
blob | commitdiff | raw | diff to current |
| 2018-12-21 |
whitequark | back.pysim: handle out of bounds ArrayProxy indexes. |
blob | commitdiff | raw | diff to current |
| 2018-12-21 |
whitequark | back.pysim: give numeric names to unnamed subfragments... |
blob | commitdiff | raw | diff to current |
| 2018-12-21 |
whitequark | back.pysim: fix an issue with too few funclet slots. |
blob | commitdiff | raw | diff to current |
| 2018-12-18 |
whitequark | hdl.ast: Cat.{operands→parts} |
blob | commitdiff | raw | diff to current |
| 2018-12-18 |
whitequark | back.pysim: implement *. |
blob | commitdiff | raw | diff to current |
| 2018-12-18 |
whitequark | test.sim: add tests for sync functionality and errors. |
blob | commitdiff | raw | diff to current |
| 2018-12-18 |
whitequark | back.pysim: eliminate most dictionary lookups. |
blob | commitdiff | raw | diff to current |
| 2018-12-18 |
whitequark | back.pysim: use arrays instead of dicts for signal... |
blob | commitdiff | raw | diff to current |
| 2018-12-18 |
whitequark | back.pysim: naming. NFC. |
blob | commitdiff | raw | diff to current |
| 2018-12-18 |
whitequark | back.pysim: fix an off-by-1 in add_sync_process(). |
blob | commitdiff | raw | diff to current |
| 2018-12-18 |
whitequark | back.pysim: trigger processes waiting on Tick() exactly... |
blob | commitdiff | raw | diff to current |
| 2018-12-18 |
whitequark | back.pysim: continue running simulator processes until... |
blob | commitdiff | raw | diff to current |
| 2018-12-17 |
whitequark | hdl, back: add and use SignalSet/SignalDict. |
blob | commitdiff | raw | diff to current |
| 2018-12-16 |
whitequark | hdl.xfrm: separate AST traversal from AST identity... |
blob | commitdiff | raw | diff to current |
| 2018-12-16 |
whitequark | back.pysim: implement LHS for Part, Slice, Cat, ArrayProxy. |
blob | commitdiff | raw | diff to current |
| 2018-12-15 |
whitequark | back.pysim: add (stub) LHSValueCompiler. |
blob | commitdiff | raw | diff to current |
| 2018-12-15 |
whitequark | back.pysim: implement Part. |
blob | commitdiff | raw | diff to current |
| 2018-12-15 |
whitequark | back.pysim: implement ArrayProxy. |
blob | commitdiff | raw | diff to current |
| 2018-12-15 |
whitequark | Rename fhdl→hdl, genlib→lib. |
blob | commitdiff | raw | diff to current |
| 2018-12-15 |
whitequark | fhdl.ast, back.pysim: implement shifts. |
blob | commitdiff | raw | diff to current |
| 2018-12-15 |
whitequark | Consistently use '{!r}' in and only in TypeError messages. |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: preserve process locations through add_sync... |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: count delta cycles separately to avoid... |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: simplify. |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: revert 70ebc6f2. |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: fix implicit boolean conversion. |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: squash one level of hierarchy. |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: implement blocking assignment semantics... |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: undriven sync signals should return to... |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: in simulator sync processes, start by waiti... |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: make initial phase configurable. |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | pysim.back: fix add_sync_process wrapper to handle... |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: Simulator({gtkw_signals→traces}=). |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: better naming. NFC. |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: implement most operators and add tests. |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: close .vcd/.gtkw files on context manager... |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: show more legible names for processes in... |
blob | commitdiff | raw | diff to current |
| 2018-12-14 |
whitequark | back.pysim: throw exceptions back at processes. |
blob | commitdiff | raw | diff to current |
| next |
projects / nmigen.git / history