projects / nmigen.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
compat.genlib.fsm: fix naming for non-Signal LHS.
[nmigen.git] / nmigen / back /
2018-12-22 whitequarkback.rtlil: split processes as finely as possible. tree | commitdiff
2018-12-22 whitequarkback.rtlil: remove useless condition. NFC. tree | commitdiff
2018-12-22 whitequarkhdl.xfrm: Abstract*Transformer→*Visitor tree | commitdiff
2018-12-22 whitequarkback.rtlil: always initialize the entire memory. tree | commitdiff
2018-12-22 whitequarkback.verilog: do not rename internal signals. tree | commitdiff
2018-12-21 whitequarkback.pysim: handle out of bounds ArrayProxy indexes. tree | commitdiff
2018-12-21 whitequarkback.pysim: give numeric names to unnamed subfragments... tree | commitdiff
2018-12-21 whitequarkback.pysim: fix an issue with too few funclet slots. tree | commitdiff
2018-12-21 whitequarkhdl.mem: tie rdport.en high for asynchronous or transpa... tree | commitdiff
2018-12-21 whitequarkback.rtlil: more consistent prefixing for subfragment... tree | commitdiff
2018-12-21 whitequarkback.rtlil: implement memories. tree | commitdiff
2018-12-21 whitequarkback.rtlil: explicitly pad constants with zeroes. tree | commitdiff
2018-12-21 whitequarkback.rtlil: fix translation of Cat. tree | commitdiff
2018-12-20 whitequarkir: allow non-Signals in Instance ports. tree | commitdiff
2018-12-18 whitequarkhdl.ast: Cat.{operands→parts} tree | commitdiff
2018-12-18 whitequarkback.pysim: implement *. tree | commitdiff
2018-12-18 whitequarktest.sim: add tests for sync functionality and errors. tree | commitdiff
2018-12-18 whitequarkback.pysim: eliminate most dictionary lookups. tree | commitdiff
2018-12-18 whitequarkback.pysim: use arrays instead of dicts for signal... tree | commitdiff
2018-12-18 whitequarkback.pysim: naming. NFC. tree | commitdiff
2018-12-18 whitequarkback.pysim: fix an off-by-1 in add_sync_process(). tree | commitdiff
2018-12-18 whitequarkback.pysim: trigger processes waiting on Tick() exactly... tree | commitdiff
2018-12-18 whitequarkback.pysim: continue running simulator processes until... tree | commitdiff
2018-12-17 whitequarkfhdl.ir: add black-box fragments, fragment parameters... tree | commitdiff
2018-12-17 whitequarkhdl, back: add and use SignalSet/SignalDict. tree | commitdiff
2018-12-17 whitequarkback.rtlil: update for Yosys master. tree | commitdiff
2018-12-17 whitequarkback.rtlil: implement Array. tree | commitdiff
2018-12-17 whitequarkback.rtlil: implement Part. tree | commitdiff
2018-12-16 whitequarkback.rtlil: handle reset_less domains. tree | commitdiff
2018-12-16 whitequarkback.rtlil: extract _StatementCompiler. NFC. tree | commitdiff
2018-12-16 whitequarkback.rtlil: simplify. NFC. tree | commitdiff
2018-12-16 whitequarkback.rtlil: properly escape strings in attributes. tree | commitdiff
2018-12-16 whitequarkback.rtlil: prepare for Yosys sigspec slicing improvements. tree | commitdiff
2018-12-16 whitequarkback.rtlil: avoid illegal slices. tree | commitdiff
2018-12-16 whitequarkback.rtlil: use slicing to match shape when reducing... tree | commitdiff
2018-12-16 whitequarkback.rtlil: don't emit a slice if all bits are used. tree | commitdiff
2018-12-16 whitequarkback.rtlil: reorganize value compiler into LHS/RHS. tree | commitdiff
2018-12-16 whitequarkback.rtlil: fix naming. NFC. tree | commitdiff
2018-12-16 whitequarkhdl.xfrm: separate AST traversal from AST identity... tree | commitdiff
2018-12-16 whitequarkback.pysim: implement LHS for Part, Slice, Cat, ArrayProxy. tree | commitdiff
2018-12-15 whitequarkback.pysim: add (stub) LHSValueCompiler. tree | commitdiff
2018-12-15 whitequarkback.pysim: implement Part. tree | commitdiff
2018-12-15 whitequarkback.pysim: implement ArrayProxy. tree | commitdiff
2018-12-15 whitequarkRename fhdl→hdl, genlib→lib. tree | commitdiff
2018-12-15 whitequarkfhdl.ast, back.pysim: implement shifts. tree | commitdiff
2018-12-15 whitequarkConsistently use '{!r}' in and only in TypeError messages. tree | commitdiff
2018-12-14 whitequarkback.pysim: preserve process locations through add_sync... tree | commitdiff
2018-12-14 whitequarkback.pysim: count delta cycles separately to avoid... tree | commitdiff
2018-12-14 whitequarkback.pysim: simplify. tree | commitdiff
2018-12-14 whitequarkback.pysim: revert 70ebc6f2. tree | commitdiff
2018-12-14 whitequarkback.pysim: fix implicit boolean conversion. tree | commitdiff
2018-12-14 whitequarkback.pysim: squash one level of hierarchy. tree | commitdiff
2018-12-14 whitequarkback.pysim: implement blocking assignment semantics... tree | commitdiff
2018-12-14 whitequarkback.pysim: undriven sync signals should return to... tree | commitdiff
2018-12-14 whitequarkback.pysim: in simulator sync processes, start by waiti... tree | commitdiff
2018-12-14 whitequarkback.pysim: make initial phase configurable. tree | commitdiff
2018-12-14 whitequarkpysim.back: fix add_sync_process wrapper to handle... tree | commitdiff
2018-12-14 whitequarkback.pysim: Simulator({gtkw_signals→traces}=). tree | commitdiff
2018-12-14 whitequarkback.pysim: better naming. NFC. tree | commitdiff
2018-12-14 whitequarkback.pysim: implement most operators and add tests. tree | commitdiff
2018-12-14 whitequarkback.pysim: close .vcd/.gtkw files on context manager... tree | commitdiff
2018-12-14 whitequarkback.pysim: show more legible names for processes in... tree | commitdiff
2018-12-14 whitequarkback.pysim: throw exceptions back at processes. tree | commitdiff
2018-12-14 whitequarkback.pysim: add gtkw traces even more robustly. tree | commitdiff
2018-12-14 whitequarkback.pysim: accept (and evaluate) generator functions. tree | commitdiff
2018-12-14 whitequarkback.pysim: skip VCD signal population if VCD is not... tree | commitdiff
2018-12-14 whitequarkback.pysim: allow processes to evaluate expressions. tree | commitdiff
2018-12-14 whitequarkback.pysim: more general clean-up. tree | commitdiff
2018-12-14 whitequarkback.pysim: general clean-up. tree | commitdiff
2018-12-14 whitequarkback.pysim: accept any valid assignments from processes. tree | commitdiff
2018-12-14 whitequarkback.pysim: robustly retrieve vcd names for clk/rst... tree | commitdiff
2018-12-14 whitequarkback.pysim: undriven comb signals should return to... tree | commitdiff
2018-12-14 whitequarkast, back.pysim: allow specifying user-defined decoders... tree | commitdiff
2018-12-14 whitequarkback.pysim: fix completely broken codegen for Switch. tree | commitdiff
2018-12-14 whitequarkback.pysim: raise an exception if delta cycles blow... tree | commitdiff
2018-12-14 whitequarkback.pysim: if requested, write a gtkw file with a... tree | commitdiff
2018-12-14 whitequarkback.pysim: explain how delta cycles work. tree | commitdiff
2018-12-14 whitequarkback.pysim: delay clock processes by one half period. tree | commitdiff
2018-12-14 whitequarkback.pysim: implement "sync processes", like migen... tree | commitdiff
2018-12-14 whitequarkback.pysim: allow suspending processes until a tick... tree | commitdiff
2018-12-14 whitequarkback.pysim: use bare ints for signal values (-5% runtime). tree | commitdiff
2018-12-13 whitequarkback.pysim: collect handlers before running (-5% runtime). tree | commitdiff
2018-12-13 whitequarkback.pysim: allow multiple registered handlers per... tree | commitdiff
2018-12-13 whitequarkback.pysim: fix handling of process termination. tree | commitdiff
2018-12-13 whitequarkback.pysim: new simulator backend (WIP). tree | commitdiff
2018-12-13 whitequarkfhdl.ir: move Fragment prepare logic from back.rtlil. tree | commitdiff
2018-12-13 whitequarkback.verilog: remove debug code. tree | commitdiff
2018-12-13 whitequarkfhdl.ir: record port direction explicitly. tree | commitdiff
2018-12-13 whitequarkcompat.genlib.fsm: import/wrap Migen code. tree | commitdiff
2018-12-13 whitequarkfhdl, back: trace and emit source locations of values. tree | commitdiff
2018-12-13 whitequarkback.rtlil: never give subfragment cells names starting... tree | commitdiff
2018-12-13 whitequarkfhdl.ir: implement clock domain propagation. tree | commitdiff
2018-12-13 whitequarkfhdl.ir: remove iter_domains(). tree | commitdiff
2018-12-13 whitequarkfhdl: cd_name→domain. tree | commitdiff
2018-12-13 whitequarkfhdl.cd: rename ClockDomain.{reset→rst}. tree | commitdiff
2018-12-13 whitequarkback.verilog: detect undriven public wires using Yosys. tree | commitdiff
2018-12-13 whitequarkback.rtlil: fix swapped operands in sync assign. tree | commitdiff
2018-12-13 whitequarkback.rtlil: explain logic for CD reset insertion. tree | commitdiff
2018-12-13 whitequarkback.rtlil: explicitly set the top module. tree | commitdiff
2018-12-13 whitequarkfhdl.ir: explain how port enumeration works. tree | commitdiff
next