projects / nmigen.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
hdl.ast: fix naming of Signal.like() signals when tracer fails.
[nmigen.git] / nmigen / compat /
2018-12-26 Jean-François Nguyencompat.genlib.coding: fix import. tree | commitdiff
2018-12-26 whitequarklib.coding: port from Migen. tree | commitdiff
2018-12-22 whitequarkcompat.genlib.fsm: fix naming for non-Signal LHS. tree | commitdiff
2018-12-22 whitequarkcompat: use nicer names for next_value/next_value_ce... tree | commitdiff
2018-12-22 whitequarkcompat: fix confusing naming for memory port address... tree | commitdiff
2018-12-22 whitequarkcompat: do not finalize native submodules twice. tree | commitdiff
2018-12-21 whitequarkcompat: provide verilog.convert shim. tree | commitdiff
2018-12-21 whitequarkcompat: provide Memory shim. tree | commitdiff
2018-12-18 whitequarkcompat: import genlib.record from Migen. tree | commitdiff
2018-12-18 whitequarkcompat: add wrappers for Slice.stop, Cat.l, _ArrayProxy... tree | commitdiff
2018-12-16 whitequarkhdl.dsl: add clock domain support. tree | commitdiff
2018-12-16 whitequarkcompat.fhdl.structure: only convert to bool in If/Elif... tree | commitdiff
2018-12-16 whitequarkcompat.fhdl: reexport Array. tree | commitdiff
2018-12-15 whitequarkRename fhdl→hdl, genlib→lib. tree | commitdiff
2018-12-15 whitequarkcompat.fhdl.structure: handle If/Elif with multi-bit... tree | commitdiff
2018-12-14 whitequarkcompat.fhdl.module: allow adding native submodules... tree | commitdiff
2018-12-14 whitequarkFix deprecations in Python 3.7. tree | commitdiff
2018-12-14 whitequarkback.pysim: make initial phase configurable. tree | commitdiff
2018-12-14 whitequarkcompat.sim: match clock period. tree | commitdiff
2018-12-14 whitequarkcompat: add run_simulation shim. tree | commitdiff
2018-12-14 whitequarkcompat.fhdl.module: fix specials. tree | commitdiff
2018-12-14 whitequarkcompat: add fhdl.specials.TSTriple shim. tree | commitdiff
2018-12-14 whitequarkcompat: add genlib.cdc.MultiReg shim. tree | commitdiff
2018-12-14 whitequarkcompat.fhdl.module: update deprecation messages. tree | commitdiff
2018-12-14 whitequarkast, back.pysim: allow specifying user-defined decoders... tree | commitdiff
2018-12-13 whitequarkcompat.genlib.fsm: import/wrap Migen code. tree | commitdiff
2018-12-13 whitequarkfhdl: cd_name→domain. tree | commitdiff
2018-12-13 whitequarkcompat.fhdl.module: implement finalization. tree | commitdiff
2018-12-13 whitequarkfhdl.ast: bits_sign→shape. tree | commitdiff
2018-12-12 whitequarkcompat.fhdl.{module,structure}: import/wrap Migen code... tree | commitdiff
2018-12-12 whitequarkcompat.fhdl.bitcontainer: import/wrap Migen code. tree | commitdiff