hdl.ast: allow sampling ClockSignal, ResetSignal.
[nmigen.git] / nmigen / formal.py
2019-01-17 whitequarkformal: extract from toplevel module.