hdl.dsl: clarify error message for incorrect nesting.
[nmigen.git] / nmigen / hdl / dsl.py
2019-07-07 whitequarkhdl.dsl: clarify error message for incorrect nesting.
2019-07-07 whitequarkhdl.dsl: gracefully handle FSM with no states.
2019-07-03 whitequarkhdl.dsl: fix src_loc_at for FSM state signal.
2019-07-03 whitequarkback.rtlil: emit \src attributes for processes via...
2019-06-28 whitequarkhdl.{ast,dsl}, back.{pysim,rtlil}: allow multiple case...
2019-06-25 whitequarkhdl.{ast,dst}: directly represent RTLIL default case.
2019-06-03 whitequarkhdl.dsl: allow adding submodules with computed name...
2019-04-21 whitequarkhdl.ir: detect elaboratables that are created but not...
2019-04-09 whitequarkhdl: remove deprecated get_fragment() and lower() methods.
2019-01-26 whitequarkhdl.ir: rename .get_fragment() to .elaborate().
2019-01-17 whitequarkhdl.ast: add Past, Stable, Rose, Fell.
2019-01-13 whitequarkhdl.dsl: cases wider than switch test value are unreach...
2019-01-13 whitequarkhdl.dsl: accept (but warn on) cases wider than switch...
2019-01-02 William D. Joneshdl.dsl: Support Assert and Assume where an Assign...
2018-12-27 whitequarkhdl.dsl: add support for fsm.ongoing().
2018-12-26 whitequarkhdl.dsl: forbid m.next= inside of FSM but outside of...
2018-12-26 whitequarkhdl.dsl: provide generated values for FSMs.
2018-12-26 whitequarkexamples: add an FSM usage example (UART receiver).
2018-12-26 whitequarkhdl.dsl: add signal decoder to FSM state signal.
2018-12-26 whitequarkhdl.dsl: implement FSM.
2018-12-17 whitequarkhdl, back: add and use SignalSet/SignalDict.
2018-12-16 whitequarkhdl.dsl: add clock domain support.
2018-12-16 whitequarkhdl.dsl: cleanup. NFC.
2018-12-15 whitequarkRename fhdl→hdl, genlib→lib.