projects
/
nmigen.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
back.cxxrtl: actualize Yosys version requirement.
[nmigen.git]
/
nmigen
/
sim
/
2020-08-26
whitequark
sim._pyrtl: fix miscompilation of -(Const(0b11, 2)...
tree
|
commitdiff
2020-07-22
whitequark
sim._pycoro: avoid spurious wakeups.
tree
|
commitdiff
2020-07-13
Jacob Lifshay
sim.pysim: write the next, not curr signal value to...
tree
|
commitdiff
2020-07-11
whitequark
sim.pysim: use VCD aliases to reduce space and time...
tree
|
commitdiff
2020-07-08
whitequark
sim: simplify. NFC.
tree
|
commitdiff
2020-07-08
whitequark
back.pysim→sim.pysim; split into more manageable parts.
tree
|
commitdiff
2020-07-08
whitequark
back.pysim: extract simulator commands to sim._cmds...
tree
|
commitdiff