projects / nmigen.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
lib.coding: add GrayEncoder and GrayDecoder.
[nmigen.git] / nmigen /
2019-01-20 whitequarklib.coding: add GrayEncoder and GrayDecoder. tree | commitdiff
2019-01-20 whitequarklib.coding: add width as attribute to all coders. tree | commitdiff
2019-01-19 whitequarklib.fifo: use memory in the FIFO model. tree | commitdiff
2019-01-19 whitequarklib.fifo: use model equivalence to simplify formal... tree | commitdiff
2019-01-19 whitequarkhdl.ast: implement shape for modulo operator. tree | commitdiff
2019-01-19 whitequarkhdl.ast: add Value.implies. tree | commitdiff
2019-01-19 whitequarkhdl.xfrm: mark internal registers used in lowering... tree | commitdiff
2019-01-19 whitequarkfhdl.specials: add compatibility shim for Tristate. tree | commitdiff
2019-01-19 whitequarklib.fifo: fix simulation read/write methods to take... tree | commitdiff
2019-01-19 whitequarkcompat.genlib.fifo: add aliases for SyncFIFO, SyncFIFOB... tree | commitdiff
2019-01-19 whitequarklib.fifo: formally verify FIFO contract. tree | commitdiff
2019-01-19 whitequarkhdl.ast: give Assert and Assume their own src_loc. tree | commitdiff
2019-01-18 whitequarkback.rtlil: only emit each AnyConst/AnySeq cell once. tree | commitdiff
2019-01-17 Alain Péteutcli: add missing default for `generate` tree | commitdiff
2019-01-17 whitequarklib.fifo: add basic formal specification. tree | commitdiff
2019-01-17 whitequarkhdl.ast: allow sampling ClockSignal, ResetSignal. tree | commitdiff
2019-01-17 whitequarkhdl.ast: add Past, Stable, Rose, Fell. tree | commitdiff
2019-01-17 whitequarkformal: extract from toplevel module. tree | commitdiff
2019-01-17 whitequarkhdl.xfrm: add SampleLowerer. tree | commitdiff
2019-01-17 whitequarkhdl.ast: add Sample. tree | commitdiff
2019-01-16 whitequarklib.fifo: port sync FIFO queues from Migen. tree | commitdiff
2019-01-16 whitequarkhdl.ast: fix naming of Signal.like() signals when trace... tree | commitdiff
2019-01-16 whitequarkback.rtlil: slightly nicer naming for $next signals... tree | commitdiff
2019-01-16 whitequarkback.rtlil: rename \sig$next to $next$sig. tree | commitdiff
2019-01-15 whitequarkUnbreak 655d02d5. tree | commitdiff
2019-01-15 William D. Jonesback.rtlil: Generate $anyconst and $anyseq cells. tree | commitdiff
2019-01-15 William D. Joneshdl.xfrm: Add on_AnyConst and on_AnySeq abstract method... tree | commitdiff
2019-01-15 William D. Joneshdl.ast: Add AnyConst and AnySeq value types. tree | commitdiff
2019-01-14 whitequarklib.io: pass pin to platform.get_tristate(). tree | commitdiff
2019-01-14 whitequarkhdl.ir: allow explicitly requesting flattening. tree | commitdiff
2019-01-14 whitequarklib.io: lower to platform-independent tristate buffer. tree | commitdiff
2019-01-14 whitequarkhdl: make ClockSignal and ResetSignal usable on LHS. tree | commitdiff
2019-01-13 whitequarkhdl.dsl: cases wider than switch test value are unreach... tree | commitdiff
2019-01-13 whitequarkhdl.dsl: accept (but warn on) cases wider than switch... tree | commitdiff
2019-01-13 whitequarkback.pysim: handle non-driven, non-port signals. tree | commitdiff
2019-01-13 whitequarkback.verilog: better error message if Yosys is not... tree | commitdiff
2019-01-08 whitequarkback.verilog: remove undriven check. tree | commitdiff
2019-01-06 Adam GreigGive the top level scope a name to fix VCD hierarchy. tree | commitdiff
2019-01-02 whitequarkhdl.ast: allow slicing [n:n] into n-bit value. tree | commitdiff
2019-01-02 whitequarkback.rtlil: translate empty slices correctly. tree | commitdiff
2019-01-02 William D. Jonesback.rtlil: Generate RTLIL for Assert/Assume statements. tree | commitdiff
2019-01-02 William D. Joneshdl.xfrm: Add Assert and Assume abstract methods for... tree | commitdiff
2019-01-02 William D. Joneshdl.dsl: Support Assert and Assume where an Assign... tree | commitdiff
2019-01-02 William D. Joneshdl.ast: Add Assert and Assign statements. tree | commitdiff
2019-01-01 whitequarkhdl.ast: experimentally add Value._as_const. tree | commitdiff
2019-01-01 whitequarkback.rtlil: fix typo. tree | commitdiff
2019-01-01 whitequarkhdl.rec: include record name in error message. tree | commitdiff
2019-01-01 whitequarkhdl.rec: use a helpful error on unknown field reference. tree | commitdiff
2019-01-01 whitequarkhdl.mem: add DummyPort, for testing and verification. tree | commitdiff
2018-12-31 whitequarkback.rtlil: match shape of Array elements to ArrayProxy... tree | commitdiff
2018-12-31 whitequarkback.rtlil: fix typo. tree | commitdiff
2018-12-29 whitequarklib.cdc: fix tests to actually run. tree | commitdiff
2018-12-29 whitequarkback.pysim: warn if simulation is not run. tree | commitdiff
2018-12-28 whitequarkhdl.rec: add basic record support. tree | commitdiff
2018-12-28 whitequarktracer: factor out get_src_loc(). tree | commitdiff
2018-12-27 whitequarklib.coding: fix tests to actually run, and fix code... tree | commitdiff
2018-12-27 whitequarkhdl.dsl: add support for fsm.ongoing(). tree | commitdiff
2018-12-27 whitequarkhdl.mem: add missing __all__. tree | commitdiff
2018-12-26 Jean-François Nguyencompat.genlib.coding: fix import. tree | commitdiff
2018-12-26 whitequarklib.coding: port from Migen. tree | commitdiff
2018-12-26 whitequarklib.cdc: add tests for MultiReg. tree | commitdiff
2018-12-26 whitequarkhdl.dsl: forbid m.next= inside of FSM but outside of... tree | commitdiff
2018-12-26 whitequarkhdl.dsl: provide generated values for FSMs. tree | commitdiff
2018-12-26 whitequarkhdl.ir: add an API for retrieving generated values... tree | commitdiff
2018-12-26 whitequarkexamples: add an FSM usage example (UART receiver). tree | commitdiff
2018-12-26 whitequarkhdl.dsl: add signal decoder to FSM state signal. tree | commitdiff
2018-12-26 whitequarkhdl.dsl: implement FSM. tree | commitdiff
2018-12-26 whitequarkback.rtlil: clarify $verilog_initial_trigger behavior... tree | commitdiff
2018-12-24 whitequarkback.rtlil: unbreak d47c1f8a. tree | commitdiff
2018-12-24 whitequarkhdl.mem: allow omitting memory simulation logic. tree | commitdiff
2018-12-24 whitequarkback.rtlil: use one $meminit cell, not one per word. tree | commitdiff
2018-12-24 whitequarkhdl.xfrm, back.rtlil: implement and use LHSGroupFilter. tree | commitdiff
2018-12-24 whitequarkhdl.xfrm: implement SwitchCleaner, for pruning empty... tree | commitdiff
2018-12-24 whitequarkback.rtlil: always output negative values as two's... tree | commitdiff
2018-12-23 whitequarkback.rtlil: emit dummy logic to work around Verilog... tree | commitdiff
2018-12-23 whitequarkback.rtlil: do not translate empty fragments. tree | commitdiff
2018-12-23 whitequarkback.rtlil: only translate switch tests once. tree | commitdiff
2018-12-23 whitequarkcli: generate: guess file type from extension. tree | commitdiff
2018-12-23 whitequarkback.rtlil: fix swapped operands in mux codegen. tree | commitdiff
2018-12-23 whitequarkcli: new module, for basic design generaton/simulation. tree | commitdiff
2018-12-22 whitequarkhdl.xfrm: avoid cycles in union-find graph in LHSGroupA... tree | commitdiff
2018-12-22 whitequarkcompat.genlib.fsm: fix naming for non-Signal LHS. tree | commitdiff
2018-12-22 whitequarkhdl.ir: flatten hierarchy based on memory accesses... tree | commitdiff
2018-12-22 whitequarkhdl.ir: factor out _merge_subfragment. NFC. tree | commitdiff
2018-12-22 whitequarkback.rtlil: split processes as finely as possible. tree | commitdiff
2018-12-22 whitequarkback.rtlil: remove useless condition. NFC. tree | commitdiff
2018-12-22 whitequarkhdl.xfrm: implement LHSGroupAnalyzer. tree | commitdiff
2018-12-22 whitequarkhdl.xfrm: Abstract*Transformer→*Visitor tree | commitdiff
2018-12-22 whitequarkback.rtlil: always initialize the entire memory. tree | commitdiff
2018-12-22 whitequarkcompat: use nicer names for next_value/next_value_ce... tree | commitdiff
2018-12-22 whitequarkhdl.mem: allow changing init value after creating memory. tree | commitdiff
2018-12-22 whitequarkback.verilog: do not rename internal signals. tree | commitdiff
2018-12-22 whitequarkcompat: fix confusing naming for memory port address... tree | commitdiff
2018-12-22 whitequarkhdl.ir: fix port propagation between siblings, in the... tree | commitdiff
2018-12-22 whitequarkcompat: do not finalize native submodules twice. tree | commitdiff
2018-12-21 whitequarkhdl.mem: use more informative signal naming for ports. tree | commitdiff
2018-12-21 whitequarkhdl.ir: fix port propagation between siblings. tree | commitdiff
2018-12-21 whitequarkcompat: provide verilog.convert shim. tree | commitdiff
2018-12-21 whitequarkhdl.ir: do not flatten instances or collect ports from... tree | commitdiff
2018-12-21 whitequarkcompat: provide Memory shim. tree | commitdiff
next