projects
/
nmigen-soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
wishbone.bus: add Interface.
[nmigen-soc.git]
/
nmigen_soc
/
memory.py
2019-10-25
whitequark
csr.bus: add Multiplexer.
blob
|
commitdiff
|
raw
2019-10-25
whitequark
memory: add a first-class memory map abstraction.
blob
|
commitdiff
|
raw
|
diff to current