wishbone.bus: add Interface.
[nmigen-soc.git] / nmigen_soc / memory.py
2019-10-25 whitequarkcsr.bus: add Multiplexer.
2019-10-25 whitequarkmemory: add a first-class memory map abstraction.