projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Update CHANGELOG
[yosys.git]
/
passes
/
cmds
/
copy.cc
2019-03-28
Benedikt Tutzer
Merge remote-tracking branch 'origin/master' into featu...
blob
|
commitdiff
|
raw
2018-09-17
Udi Finkelstein
Merge branch 'master' into pr_reg_wire_error
blob
|
commitdiff
|
raw
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
blob
|
commitdiff
|
raw
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
blob
|
commitdiff
|
raw
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
blob
|
commitdiff
|
raw
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
blob
|
commitdiff
|
raw
2018-07-21
Henner Zeller
Consistent use of 'override' for virtual methods in...
blob
|
commitdiff
|
raw
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
blob
|
commitdiff
|
raw
|
diff to current
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
blob
|
commitdiff
|
raw
|
diff to current
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2014-09-27
Clifford Wolf
namespace Yosys
blob
|
commitdiff
|
raw
|
diff to current
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-31
Clifford Wolf
Added module->design and cell->module, wire->module...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
blob
|
commitdiff
|
raw
|
diff to current
2014-02-06
Clifford Wolf
Added copy command
blob
|
commitdiff
|
raw
|
diff to current