projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7mux
[yosys.git]
/
passes
/
cmds
/
delete.cc
2019-03-28
Benedikt Tutzer
Merge remote-tracking branch 'origin/master' into featu...
blob
|
commitdiff
|
raw
2018-09-17
Udi Finkelstein
Merge branch 'master' into pr_reg_wire_error
blob
|
commitdiff
|
raw
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
blob
|
commitdiff
|
raw
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
blob
|
commitdiff
|
raw
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
blob
|
commitdiff
|
raw
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
blob
|
commitdiff
|
raw
2018-07-21
Henner Zeller
Consistent use of 'override' for virtual methods in...
blob
|
commitdiff
|
raw
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
blob
|
commitdiff
|
raw
|
diff to current
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
blob
|
commitdiff
|
raw
|
diff to current
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2014-12-28
Clifford Wolf
Renamed hashmap.h to hashlib.h, some related improvements
blob
|
commitdiff
|
raw
|
diff to current
2014-12-27
Clifford Wolf
More hashtable finetuning
blob
|
commitdiff
|
raw
|
diff to current
2014-12-26
Clifford Wolf
Replaced std::unordered_set (nodict) with Yosys::pool
blob
|
commitdiff
|
raw
|
diff to current
2014-12-26
Clifford Wolf
Added Yosys::{dict,nodict,vector} container types
blob
|
commitdiff
|
raw
|
diff to current
2014-09-27
Clifford Wolf
namespace Yosys
blob
|
commitdiff
|
raw
|
diff to current
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2014-08-01
Clifford Wolf
Preparations for RTLIL::IdString redesign: cleanup...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::cells to cells_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::wires to wires_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Changed a lot of code to the new RTLIL::Wire constructors
blob
|
commitdiff
|
raw
|
diff to current
2014-07-25
Clifford Wolf
Use only module->addCell() and module->remove() to...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Fixed all users of SigSpec::chunks_rw() and removed it
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: change RTLIL::SigSpec::chunks...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: using the accessor functions every...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: renamed chunks and width to __chun...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-21
Clifford Wolf
Removed deprecated module->new_wire()
blob
|
commitdiff
|
raw
|
diff to current
2014-02-09
Clifford Wolf
Added delete {-input|-output|-port}
blob
|
commitdiff
|
raw
|
diff to current
2014-02-09
Clifford Wolf
Bugfix in delete command
blob
|
commitdiff
|
raw
|
diff to current
2014-02-02
Clifford Wolf
Added delete command
blob
|
commitdiff
|
raw
|
diff to current