projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
ice40: Adapt the relut process passes to the new $lut <=> SB_LUT4 port map
[yosys.git]
/
passes
/
cmds
/
rename.cc
2019-06-13
Serge Bazanski
Merge pull request #829 from abdelrahmanhosny/master
blob
|
commitdiff
|
raw
2019-04-08
Eddie Hung
Merge branch 'master' into xaig
blob
|
commitdiff
|
raw
2019-04-03
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
blob
|
commitdiff
|
raw
2019-04-02
Eddie Hung
Merge pull request #895 from YosysHQ/pmux2shiftx
blob
|
commitdiff
|
raw
2019-04-01
Jim Lawson
Merge remote-tracking branch 'upstream/master'
blob
|
commitdiff
|
raw
2019-03-28
Benedikt Tutzer
Merge remote-tracking branch 'origin/master' into featu...
blob
|
commitdiff
|
raw
2019-03-28
Clifford Wolf
Merge pull request #903 from YosysHQ/bram_reset_transp
blob
|
commitdiff
|
raw
2019-03-27
Clifford Wolf
Add "rename -output"
blob
|
commitdiff
|
raw
2019-03-27
Clifford Wolf
Improve "rename" help message
blob
|
commitdiff
|
raw
|
diff to current
2019-02-11
Jim Lawson
Merge remote-tracking branch 'upstream/master'
blob
|
commitdiff
|
raw
|
diff to current
2019-01-07
Clifford Wolf
Merge pull request #782 from whitequark/flowmap_dfs
blob
|
commitdiff
|
raw
|
diff to current
2019-01-06
Clifford Wolf
Merge pull request #780 from phire/rename_from_wire
blob
|
commitdiff
|
raw
|
diff to current
2019-01-06
Scott Mansell
Rename cells based on the wires they drive.
blob
|
commitdiff
|
raw
|
diff to current
2018-12-18
Jim Lawson
Merge remote-tracking branch 'upstream/master'
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #736 from whitequark/select_assert_list
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #704 from webhat/feature/fix-awk
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #738 from smunaut/issue_737
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #735 from daveshah1/trifixes
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #724 from whitequark/equiv_opt
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #734 from grahamedgecombe/fix-shuffl...
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #730 from smunaut/ffssr_dont_touch
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #729 from whitequark/write_verilog_i...
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #725 from olofk/ram4k-init
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #714 from daveshah1/abc_preserve_naming
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #723 from whitequark/synth_ice40_map...
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #722 from whitequark/rename_src
blob
|
commitdiff
|
raw
|
diff to current
2018-12-05
whitequark
rename: add -src, for inferring names from source locat...
blob
|
commitdiff
|
raw
|
diff to current
2018-09-17
Udi Finkelstein
Merge branch 'master' into pr_reg_wire_error
blob
|
commitdiff
|
raw
|
diff to current
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
blob
|
commitdiff
|
raw
|
diff to current
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
blob
|
commitdiff
|
raw
|
diff to current
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
blob
|
commitdiff
|
raw
|
diff to current
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
blob
|
commitdiff
|
raw
|
diff to current
2018-07-21
Henner Zeller
Consistent use of 'override' for virtual methods in...
blob
|
commitdiff
|
raw
|
diff to current
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
blob
|
commitdiff
|
raw
|
diff to current
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
blob
|
commitdiff
|
raw
|
diff to current
2015-06-29
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2015-06-29
Clifford Wolf
Added design->rename(module, new_name)
blob
|
commitdiff
|
raw
|
diff to current
2015-06-17
Clifford Wolf
Added "rename -top new_name"
blob
|
commitdiff
|
raw
|
diff to current
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2015-02-08
Clifford Wolf
Fixed iterator invalidation bug in "rename" command
blob
|
commitdiff
|
raw
|
diff to current
2014-12-26
Clifford Wolf
Added Yosys::{dict,nodict,vector} container types
blob
|
commitdiff
|
raw
|
diff to current
2014-11-08
Clifford Wolf
Added missing fixup_ports() calls to "rename" command
blob
|
commitdiff
|
raw
|
diff to current
2014-09-27
Clifford Wolf
namespace Yosys
blob
|
commitdiff
|
raw
|
diff to current
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2014-08-26
Clifford Wolf
Implemented "rename -enumerate -pattern"
blob
|
commitdiff
|
raw
|
diff to current
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::cells to cells_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::wires to wires_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Changed more code to the new RTLIL::Wire constructors
blob
|
commitdiff
|
raw
|
diff to current
2014-01-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2014-01-02
Clifford Wolf
Added "rename -hide" command
blob
|
commitdiff
|
raw
|
diff to current
2013-08-07
Clifford Wolf
Improved handling of private names in opt_clean and...
blob
|
commitdiff
|
raw
|
diff to current
2013-06-20
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2013-06-19
Clifford Wolf
Added renaming of wires and cells to "rename" command
blob
|
commitdiff
|
raw
|
diff to current
2013-06-10
Clifford Wolf
Added "rename" command
blob
|
commitdiff
|
raw
|
diff to current