projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Merge branch 'master' of github.com:cliffordwolf/yosys
[yosys.git]
/
passes
/
fsm
/
fsm_expand.cc
2015-08-14
Clifford Wolf
Spell check (by Larry Doolittle)
blob
|
commitdiff
|
raw
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
blob
|
commitdiff
|
raw
|
diff to current
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2014-10-11
Clifford Wolf
Do not the 'z' modifier in format string (another win32...
blob
|
commitdiff
|
raw
|
diff to current
2014-09-27
Clifford Wolf
namespace Yosys
blob
|
commitdiff
|
raw
|
diff to current
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2014-08-15
Clifford Wolf
More idstring sort_by_* helpers and fixed tpl ordering...
blob
|
commitdiff
|
raw
|
diff to current
2014-08-14
Clifford Wolf
RIP $safe_pmux
blob
|
commitdiff
|
raw
|
diff to current
2014-07-31
Clifford Wolf
Renamed port access function on RTLIL::Cell, added...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-28
Clifford Wolf
Using log_assert() instead of assert()
blob
|
commitdiff
|
raw
|
diff to current
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::cells to cells_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Added RTLIL::Cell::has(portname)
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Merge automatic and manual code changes for new cell...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Manual fixes for new cell connections API
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Changed users of cell->connections_ to the new API...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Renamed RTLIL::{Module,Cell}::connections to connections_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-25
Clifford Wolf
Use only module->addCell() and module->remove() to...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: using the accessor functions every...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: renamed chunks and width to __chun...
blob
|
commitdiff
|
raw
|
diff to current
2013-08-09
Clifford Wolf
Some fixes to improve determinism
blob
|
commitdiff
|
raw
|
diff to current
2013-03-25
Clifford Wolf
Improved method for finding fsm_expand candidates
blob
|
commitdiff
|
raw
|
diff to current
2013-03-24
Clifford Wolf
Changed fsm_expand to merge multiplexers more aggressively
blob
|
commitdiff
|
raw
|
diff to current
2013-03-18
Clifford Wolf
Merge branch 'hansi'
blob
|
commitdiff
|
raw
|
diff to current
2013-03-18
Johann Glaser
fixed typos
blob
|
commitdiff
|
raw
|
diff to current
2013-03-01
Clifford Wolf
Added help messages for fsm_* passes
blob
|
commitdiff
|
raw
|
diff to current
2013-01-05
Clifford Wolf
initial import
blob
|
commitdiff
|
raw
|
diff to current