projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Spell check (by Larry Doolittle)
[yosys.git]
/
passes
/
fsm
/
fsm_map.cc
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
blob
|
commitdiff
|
raw
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2015-02-04
Clifford Wolf
Added onehot attribute
blob
|
commitdiff
|
raw
|
diff to current
2014-10-10
Clifford Wolf
Renamed SIZE() to GetSize() because of name collision...
blob
|
commitdiff
|
raw
|
diff to current
2014-09-27
Clifford Wolf
namespace Yosys
blob
|
commitdiff
|
raw
|
diff to current
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2014-08-16
Clifford Wolf
Added module->uniquify()
blob
|
commitdiff
|
raw
|
diff to current
2014-08-14
Clifford Wolf
Some improvements in FSM mapping and recoding
blob
|
commitdiff
|
raw
|
diff to current
2014-08-10
Clifford Wolf
Fixed FSM mapping for multiple reset-like signals
blob
|
commitdiff
|
raw
|
diff to current
2014-08-09
Clifford Wolf
Some improvements in fsm_opt and fsm_map for FSM with...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-31
Clifford Wolf
Renamed port access function on RTLIL::Cell, added...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::cells to cells_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Changed a lot of code to the new RTLIL::Wire constructors
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Merge automatic and manual code changes for new cell...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Changed users of cell->connections_ to the new API...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Renamed RTLIL::{Module,Cell}::connections to connections_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-25
Clifford Wolf
Use only module->addCell() and module->remove() to...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Removed RTLIL::SigSpec::optimize()
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Merge branch: Refactoring {SigSpec|SigChunk}(RTLIL...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: using the accessor functions every...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: renamed chunks and width to __chun...
blob
|
commitdiff
|
raw
|
diff to current
2013-12-04
Clifford Wolf
Replaced RTLIL::Const::str with generic decoder method
blob
|
commitdiff
|
raw
|
diff to current
2013-05-24
Clifford Wolf
Improved FSM one-hot encoding, added binary encoding
blob
|
commitdiff
|
raw
|
diff to current
2013-03-01
Clifford Wolf
Added help messages for fsm_* passes
blob
|
commitdiff
|
raw
|
diff to current
2013-01-05
Clifford Wolf
initial import
blob
|
commitdiff
|
raw
|
diff to current