projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
Add comments
[yosys.git]
/
passes
/
fsm
/
2019-03-28
Benedikt Tutzer
Merge remote-tracking branch 'origin/master' into featu...
tree
|
commitdiff
2019-02-28
Clifford Wolf
Merge pull request #794 from daveshah1/ecp5improve
tree
|
commitdiff
2019-02-22
Clifford Wolf
Merge pull request #740 from daveshah1/improve_dress
tree
|
commitdiff
2019-02-17
Eddie Hung
Merge https://github.com/YosysHQ/yosys into dff_init
tree
|
commitdiff
2019-02-17
Eddie Hung
Merge https://github.com/YosysHQ/yosys into read_aiger
tree
|
commitdiff
2019-02-17
Clifford Wolf
Merge branch 'master' of github.com:YosysHQ/yosys into...
tree
|
commitdiff
2019-02-15
Jim Lawson
Merge remote-tracking branch 'upstream/master'
tree
|
commitdiff
2019-02-12
Clifford Wolf
Merge pull request #802 from whitequark/write_verilog_a...
tree
|
commitdiff
2019-02-12
Clifford Wolf
Merge pull request #806 from daveshah1/fsm_opt_no_reset
tree
|
commitdiff
2019-02-11
Jim Lawson
Merge remote-tracking branch 'upstream/master'
tree
|
commitdiff
2019-02-07
David Shah
fsm_opt: Fix runtime error for FSMs without a reset...
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #770 from whitequark/opt_expr_cmp
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #755 from Icenowy/anlogic-dram-init
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #750 from Icenowy/anlogic-ff-init
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #773 from whitequark/opt_lut_elim_fixes
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #772 from whitequark/synth_lut
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #771 from whitequark/techmap_cmp2lut
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #769 from whitequark/typos
tree
|
commitdiff
2019-01-02
whitequark
Fix typographical and grammatical errors and inconsiste...
tree
|
commitdiff
2018-09-17
Udi Finkelstein
Merge branch 'master' into pr_reg_wire_error
tree
|
commitdiff
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
tree
|
commitdiff
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
tree
|
commitdiff
2018-07-21
Henner Zeller
Consistent use of 'override' for virtual methods in...
tree
|
commitdiff
2017-08-21
Clifford Wolf
Remove some dead code from fsm_map
tree
|
commitdiff
2017-04-12
Larry Doolittle
Squelch trailing whitespace
tree
|
commitdiff
2017-02-09
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
tree
|
commitdiff
2017-01-31
Clifford Wolf
Merge branch 'opt_compare_pr' of https://github.com...
tree
|
commitdiff
2017-01-26
Clifford Wolf
Be more conservative with merging large cells into...
tree
|
commitdiff
2017-01-26
Clifford Wolf
Add warnings for quickly growing FSM table size in...
tree
|
commitdiff
2016-11-02
Clifford Wolf
Added support for fsm_encoding="user"
tree
|
commitdiff
2016-11-02
Clifford Wolf
Added "fsm_expand -full"
tree
|
commitdiff
2016-10-25
Clifford Wolf
Bugfix in fsm_map for FSMs without reset state
tree
|
commitdiff
2016-07-13
Clifford Wolf
Merge pull request #191 from whitequark/json-module...
tree
|
commitdiff
2016-07-12
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
tree
|
commitdiff
2016-07-12
Clifford Wolf
Minor bugfix in FSM reset state detection
tree
|
commitdiff
2016-07-09
Clifford Wolf
Further improved fsm_detect output, attempt to detect...
tree
|
commitdiff
2016-07-09
Clifford Wolf
Added printing of some warning messages to fsm_detect
tree
|
commitdiff
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
tree
|
commitdiff
2016-04-23
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
tree
|
commitdiff
2016-04-21
Clifford Wolf
Added "yosys -D" feature
tree
|
commitdiff
2016-02-13
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2016-02-13
Clifford Wolf
Added "int ceil_log2(int)" function
tree
|
commitdiff
2015-12-07
Clifford Wolf
Merge pull request #108 from cseed/master
tree
|
commitdiff
2015-10-25
Clifford Wolf
Import more std:: stuff into Yosys namespace
tree
|
commitdiff
2015-10-24
Clifford Wolf
renamed SigSpec::to_single_sigbit() to SigSpec::as_bit...
tree
|
commitdiff
2015-09-21
Clifford Wolf
Do not detect fsm state registers with init attribute
tree
|
commitdiff
2015-09-18
Clifford Wolf
Added $logic_not handling to fsm_detect
tree
|
commitdiff
2015-08-18
Clifford Wolf
Bugfix in fsm_detect for complex muxtrees
tree
|
commitdiff
2015-08-14
Clifford Wolf
Spell check (by Larry Doolittle)
tree
|
commitdiff
2015-07-03
Clifford Wolf
Bugfix in fsm_extract
tree
|
commitdiff
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
tree
|
commitdiff
2015-04-29
Clifford Wolf
Added $eq/$neq -> $logic_not/$reduce_bool optimization
tree
|
commitdiff
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2015-02-04
Clifford Wolf
Added onehot attribute
tree
|
commitdiff
2015-01-30
Clifford Wolf
Added "fsm -encfile"
tree
|
commitdiff
2014-12-26
Clifford Wolf
Added Yosys::{dict,nodict,vector} container types
tree
|
commitdiff
2014-12-24
Clifford Wolf
Renamed extend() to extend_xx(), changed most users...
tree
|
commitdiff
2014-11-09
Clifford Wolf
Added log_warning() API
tree
|
commitdiff
2014-10-14
Clifford Wolf
Merge branch 'win32'
tree
|
commitdiff
2014-10-14
William Speirs
Changed from "and" to "&&"
tree
|
commitdiff
2014-10-11
Clifford Wolf
Do not the 'z' modifier in format string (another win32...
tree
|
commitdiff
2014-10-10
Clifford Wolf
Renamed SIZE() to GetSize() because of name collision...
tree
|
commitdiff
2014-09-27
Clifford Wolf
namespace Yosys
tree
|
commitdiff
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2014-09-06
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2014-09-06
Clifford Wolf
Merge pull request #38 from rubund/master
tree
|
commitdiff
2014-09-06
Ruben Undheim
Corrected spelling mistakes found by lintian
tree
|
commitdiff
2014-08-30
Clifford Wolf
Don't change existing binary FSM encoding if it is...
tree
|
commitdiff
2014-08-30
Clifford Wolf
Using $pmux info in fsm_extract to optimize transition...
tree
|
commitdiff
2014-08-30
Clifford Wolf
Improved handling of $pmux cells in fsm_extract
tree
|
commitdiff
2014-08-16
Clifford Wolf
Added module->uniquify()
tree
|
commitdiff
2014-08-15
Clifford Wolf
More idstring sort_by_* helpers and fixed tpl ordering...
tree
|
commitdiff
2014-08-14
Clifford Wolf
RIP $safe_pmux
tree
|
commitdiff
2014-08-14
Clifford Wolf
Some improvements in FSM mapping and recoding
tree
|
commitdiff
2014-08-10
Clifford Wolf
Fixed FSM mapping for multiple reset-like signals
tree
|
commitdiff
2014-08-09
Clifford Wolf
Some improvements in fsm_opt and fsm_map for FSM with...
tree
|
commitdiff
2014-08-08
Clifford Wolf
Another fsm_extract bugfix
tree
|
commitdiff
2014-08-08
Clifford Wolf
Fixed "fsm -export"
tree
|
commitdiff
2014-08-08
Clifford Wolf
Fixed fsm_extract for wreduced muxes
tree
|
commitdiff
2014-08-02
Clifford Wolf
No implicit conversion from IdString to anything else
tree
|
commitdiff
2014-08-02
Clifford Wolf
More cleanups related to RTLIL::IdString usage
tree
|
commitdiff
2014-07-31
Clifford Wolf
Renamed port access function on RTLIL::Cell, added...
tree
|
commitdiff
2014-07-31
Clifford Wolf
Moved some stuff to kernel/yosys.{h,cc}, using Yosys...
tree
|
commitdiff
2014-07-28
Clifford Wolf
Using log_assert() instead of assert()
tree
|
commitdiff
2014-07-27
Clifford Wolf
Added log_cmd_error_expection
tree
|
commitdiff
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::cells to cells_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::wires to wires_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Changed a lot of code to the new RTLIL::Wire constructors
tree
|
commitdiff
2014-07-26
Clifford Wolf
Added RTLIL::Cell::has(portname)
tree
|
commitdiff
2014-07-26
Clifford Wolf
Merge automatic and manual code changes for new cell...
tree
|
commitdiff
2014-07-26
Clifford Wolf
Manual fixes for new cell connections API
tree
|
commitdiff
2014-07-26
Clifford Wolf
Changed users of cell->connections_ to the new API...
tree
|
commitdiff
2014-07-26
Clifford Wolf
Renamed RTLIL::{Module,Cell}::connections to connections_
tree
|
commitdiff
2014-07-25
Clifford Wolf
Use only module->addCell() and module->remove() to...
tree
|
commitdiff
2014-07-23
Clifford Wolf
Various small fixes (from gcc compiler warnings)
tree
|
commitdiff
2014-07-23
Clifford Wolf
Removed RTLIL::SigSpec::optimize()
tree
|
commitdiff
2014-07-23
Clifford Wolf
Merge branch: Refactoring {SigSpec|SigChunk}(RTLIL...
tree
|
commitdiff
next