projects / yosys.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Add optimization of tristate buffer with constant control input
[yosys.git] / passes / opt / rmports.cc
2017-08-15 Clifford WolfMerge branch 'azonenberg-rmports' blob | commitdiff | raw
2017-08-15 Clifford WolfMostly coding style related fixes in rmports pass blob | commitdiff | raw
2017-08-15 Clifford WolfMerge branch 'rmports' of https://github.com/azonenberg... blob | commitdiff | raw | diff to current
2017-08-14 Andrew Zonenbergrmports: Now remove ports from cell instances if we... blob | commitdiff | raw | diff to current
2017-08-14 Andrew ZonenbergProcessModule is no longer virtual (why was it in the... blob | commitdiff | raw | diff to current
2017-08-14 Andrew Zonenbergrmports now works on all modules in the design, not... blob | commitdiff | raw | diff to current
2017-08-14 Andrew ZonenbergRenamed opt_rmports pass to rmports blob | commitdiff | raw | diff to current