Remove (* init *) entry when consumed into SRL
[yosys.git] / passes / pmgen / xilinx_srl.cc
2019-08-23 Eddie HungRemove (* init *) entry when consumed into SRL
2019-08-23 Eddie HungForgot to slice
2019-08-23 Eddie Hungxilinx_srl to use 'slice' features of pmgen for word...
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/clifford/pmgen...
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-22 Eddie HungAdd doc
2019-08-22 Eddie HungAdd copyright
2019-08-22 Eddie HungRemove output_bits
2019-08-22 Eddie HungForgot to set ud_variable.minlen
2019-08-22 Eddie HungDo not run xilinx_srl_pm in fixed loop
2019-08-22 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-22 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-22 Eddie HungAdd comment
2019-08-22 Eddie HungAdd variable length support to xilinx_srl
2019-08-21 Eddie HungRename pattern to fixed
2019-08-21 Eddie Hungxilinx_srl to support FDRE and FDRE_1
2019-08-21 Eddie HungFix polarity of EN_POL
2019-08-21 Eddie HungAdd CLKPOL == 0
2019-08-21 Eddie HungReject if not minlen from inside pattern matcher
2019-08-21 Eddie HungMerge branch 'eddie/fix_mem2reg' into eddie/xilinx_srl
2019-08-21 Eddie HungAdd init support
2019-08-21 Eddie HungFix spacing
2019-08-21 Eddie HungInitial progress on xilinx_srl