Update example for GW1NR-9
[yosys.git] / passes / pmgen /
2019-09-02 Eddie HungMerge branch 'master' of github.com:YosysHQ/yosys
2019-09-01 Eddie HungMerge pull request #1344 from YosysHQ/eddie/ice40_signe...
2019-08-30 Eddie HungMissing dep for test_pmgen
2019-08-30 Eddie HungMerge pull request #1340 from YosysHQ/eddie/abc_no_clean
2019-08-30 Eddie HungDo not restrict multiplier to unsigned
2019-08-30 Eddie HungMerge pull request #1310 from SergeyDegtyar/master
2019-08-30 Eddie HungMerge pull request #1321 from YosysHQ/eddie/xilinx_srl
2019-08-30 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-29 SergeyMerge pull request #3 from YosysHQ/Sergey/tests_ice40
2019-08-29 Eddie HungCleanup
2019-08-28 Eddie HungAccount for D port being a constant
2019-08-28 Eddie HungMerge remote-tracking branch 'origin/clifford/async2syn...
2019-08-28 Eddie HungNo need to replace Q of slice since $shiftx is autoremove-d
2019-08-28 Eddie HungMore cleanup
2019-08-28 Eddie HungMore cleanup
2019-08-28 Eddie HungDo not use default_params dict, hardcode default values...
2019-08-28 Eddie HungAlways generate if no match
2019-08-28 Eddie HungRename test_pmgen arg xilinx_srl.{fixed,variable}
2019-08-28 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-27 Clifford WolfMerge pull request #1325 from YosysHQ/eddie/sat_init
2019-08-27 Eddie HungMissing close bracket
2019-08-27 Eddie HungRemove leftover header
2019-08-27 Eddie HungImprove xilinx_srl.fixed generate, add .variable generate
2019-08-27 Eddie HungAccount for maxsubcnt overflowing
2019-08-27 Eddie HungAdd xilinx_srl_pm.variable to test_pmgen
2019-08-26 Eddie HungPopulate generate for xilinx_srl.fixed pattern
2019-08-26 Eddie HungAdd xilinx_srl_fixed, fix typos
2019-08-26 Eddie HungMerge branch 'master' into eddie/xilinx_srl
2019-08-26 Eddie HungMerge branch 'master' into mwk/xilinx_bufgmap
2019-08-26 Clifford WolfMerge tag 'yosys-0.9'
2019-08-25 Clifford WolfMerge pull request #1112 from acw1251/pyosys_sigsig_issue
2019-08-24 Clifford WolfMerge pull request #1327 from YosysHQ/clifford/pmgen
2019-08-24 Eddie HungCreate new $__XILINX_SHREG_ cell for variable length too
2019-08-24 Eddie HungDo not allow Q of last cell of variable length SRL...
2019-08-24 Eddie HungAlso add first.Q to chain_bits since variable length
2019-08-24 Eddie HungDo not enforce !EN_POLARITY on $dffe
2019-08-24 Eddie HungCreate new cell for fixed length SRL
2019-08-24 Eddie HungCleanup FDRE matching
2019-08-23 Eddie HungOops don't need a finally block
2019-08-23 Eddie HungKeep track of bits in variable length chain, to check...
2019-08-23 Eddie HungDon't forget $dff has no EN
2019-08-23 Eddie HungSame for variable length
2019-08-23 Eddie HungFilter on en_port for fixed length
2019-08-23 Eddie HungCheck clock is consistent
2019-08-23 Eddie HungFix last_cell.D
2019-08-23 Eddie HungRevert "Add a unique argument to pmgen's nusers()"
2019-08-23 Eddie HungRevert "Fix polarity"
2019-08-23 Eddie HungFix polarity
2019-08-23 Eddie HungCheck for non unique nusers/fanouts
2019-08-23 Eddie HungAdd a unique argument to pmgen's nusers()
2019-08-23 Eddie HungUpdate doc
2019-08-23 Eddie HungRemove (* init *) entry when consumed into SRL
2019-08-23 Eddie Hungindo -> into
2019-08-23 Eddie Hungindo -> into
2019-08-23 Eddie HungForgot to slice
2019-08-23 Eddie HungCope with possibility that D could connect to Q on...
2019-08-23 Eddie Hungxilinx_srl to use 'slice' features of pmgen for word...
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/clifford/pmgen...
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/master' into mwk...
2019-08-23 Clifford WolfFix port hanlding in pmgen
2019-08-23 Clifford WolfAdd pmgen slices and choices
2019-08-22 Eddie HungAdd doc
2019-08-22 Eddie HungAdd copyright
2019-08-22 Eddie Hungpmgen to also iterate over all module ports
2019-08-22 Eddie HungRemove output_bits
2019-08-22 Eddie HungForgot to set ud_variable.minlen
2019-08-22 Eddie HungDo not run xilinx_srl_pm in fixed loop
2019-08-22 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-22 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-22 Eddie HungMerge pull request #1317 from YosysHQ/eddie/opt_expr_shiftx
2019-08-22 Clifford WolfMerge pull request #1289 from mmicko/anlogic_fixes
2019-08-22 Clifford WolfMerge pull request #1281 from mmicko/efinix
2019-08-22 Clifford WolfMerge pull request #1316 from YosysHQ/eddie/fix_mem2reg
2019-08-22 Eddie HungReuse var
2019-08-22 Eddie HungRevert "Trim shiftx_width when upper bits are 1'bx"
2019-08-22 Eddie HungTrim shiftx_width when upper bits are 1'bx
2019-08-22 Eddie HungAdd comment
2019-08-22 Eddie HungAdd variable length support to xilinx_srl
2019-08-21 Eddie HungRename pattern to fixed
2019-08-21 Eddie Hungattribute -> attr
2019-08-21 Eddie HungUse Cell::has_keep_attribute()
2019-08-21 Eddie Hungxilinx_srl to support FDRE and FDRE_1
2019-08-21 Eddie HungFix polarity of EN_POL
2019-08-21 whitequarkMerge pull request #1315 from mmicko/fix_dependencies
2019-08-21 Eddie HungAdd CLKPOL == 0
2019-08-21 Eddie HungReject if not minlen from inside pattern matcher
2019-08-21 Eddie HungGet wire via SigBit
2019-08-21 Eddie HungRespect \keep on cells or wires
2019-08-21 Eddie HungMerge branch 'eddie/fix_mem2reg' into eddie/xilinx_srl
2019-08-21 Eddie HungAdd init support
2019-08-21 Eddie HungFix spacing
2019-08-21 Eddie HungInitial progress on xilinx_srl
2019-08-21 Miodrag MilanovicFix test_pmgen deps
2019-08-21 Clifford WolfMerge pull request #1314 from YosysHQ/eddie/fix_techmap
2019-08-21 Eddie HungFix copy-paste typo
2019-08-20 Eddie HungMerge pull request #1209 from YosysHQ/eddie/synth_xilinx
2019-08-20 Eddie HungMerge pull request #1304 from YosysHQ/eddie/abc9_refactor
2019-08-20 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-20 Clifford WolfMerge pull request #1298 from YosysHQ/clifford/pmgen
next