projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first
⋅
prev
⋅ next
Merge pull request #1085 from YosysHQ/eddie/shregmap_improve
[yosys.git]
/
passes
/
proc
/
2014-07-26
Clifford Wolf
Changed users of cell->connections_ to the new API...
tree
|
commitdiff
2014-07-26
Clifford Wolf
Renamed RTLIL::{Module,Cell}::connections to connections_
tree
|
commitdiff
2014-07-25
Clifford Wolf
Use only module->addCell() and module->remove() to...
tree
|
commitdiff
2014-07-24
Clifford Wolf
Replaced more old SigChunk programming patterns
tree
|
commitdiff
2014-07-23
Clifford Wolf
Removed RTLIL::SigSpec::optimize()
tree
|
commitdiff
2014-07-23
Clifford Wolf
Fixed all users of SigSpec::chunks_rw() and removed it
tree
|
commitdiff
2014-07-23
Clifford Wolf
Merge branch: Refactoring {SigSpec|SigChunk}(RTLIL...
tree
|
commitdiff
2014-07-23
Clifford Wolf
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ...
tree
|
commitdiff
2014-07-23
Clifford Wolf
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ...
tree
|
commitdiff
2014-07-22
Clifford Wolf
Fixed memory corruption with new SigSpec API in proc_mux
tree
|
commitdiff
2014-07-22
Clifford Wolf
SigSpec refactoring: change RTLIL::SigSpec::chunks...
tree
|
commitdiff
2014-07-22
Clifford Wolf
SigSpec refactoring: using the accessor functions every...
tree
|
commitdiff
2014-07-22
Clifford Wolf
SigSpec refactoring: renamed chunks and width to __chun...
tree
|
commitdiff
2014-07-21
Clifford Wolf
Replaced depricated NEW_WIRE macro with module->addWire...
tree
|
commitdiff
2014-06-19
Clifford Wolf
Do not create $dffsr cells with no-op resets in proc_dff
tree
|
commitdiff
2014-02-21
Clifford Wolf
Added workaround for vhdl-style edge triggers from...
tree
|
commitdiff
2014-01-14
Ahmed Irfan
Merge branch 'master' of https://github.com/ahmedirfan1...
tree
|
commitdiff
2014-01-03
Clifford Wolf
Tiny cleanup in proc_mux.cc
tree
|
commitdiff
2014-01-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2013-12-27
Clifford Wolf
Added support for non-const === and !== (for miter...
tree
|
commitdiff
2013-11-21
Clifford Wolf
Major improvements in mem2reg and added "init" sync...
tree
|
commitdiff
2013-11-20
Clifford Wolf
Added "proc_arst -global_arst" feature
tree
|
commitdiff
2013-10-24
Clifford Wolf
Added support for complex set-reset flip-flops in proc_dff
tree
|
commitdiff
2013-10-24
Clifford Wolf
Fixed handling of boolean attributes (passes)
tree
|
commitdiff
2013-10-21
Clifford Wolf
Improved handling of dff with async resets
tree
|
commitdiff
2013-10-18
Clifford Wolf
Added handling of multiple async paths in proc_arst
tree
|
commitdiff
2013-10-18
Clifford Wolf
Added dffsr support to proc_dff pass
tree
|
commitdiff
2013-03-25
Clifford Wolf
Added nosync attribute and some async reset related...
tree
|
commitdiff
2013-03-18
Clifford Wolf
Merge branch 'hansi'
tree
|
commitdiff
2013-03-18
Johann Glaser
fixed typos
tree
|
commitdiff
2013-03-01
Clifford Wolf
Added help messages to proc_* passes
tree
|
commitdiff
2013-01-05
Clifford Wolf
initial import
tree
|
commitdiff