projects / yosys.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Initial adaptation of muxpack from shregmap
[yosys.git] / passes / sat / expose.cc
2019-05-21 Jim LawsonMerge remote-tracking branch 'upstream/master' blob | commitdiff | raw
2019-05-08 Clifford WolfMerge pull request #991 from kristofferkoch/gcc9-warnings blob | commitdiff | raw
2019-05-06 Clifford WolfMerge pull request #946 from YosysHQ/clifford/specify blob | commitdiff | raw
2019-05-06 Clifford WolfMerge pull request #871 from YosysHQ/verific_import blob | commitdiff | raw
2019-05-06 Clifford WolfMerge branch 'master' of github.com:YosysHQ/yosys into... blob | commitdiff | raw
2019-05-06 Clifford WolfMerge pull request #992 from bwidawsk/bison-fix blob | commitdiff | raw
2019-05-06 Clifford WolfMerge pull request #989 from YosysHQ/dave/abc_name_improve blob | commitdiff | raw
2019-05-06 Clifford WolfFix bug in "expose -input" blob | commitdiff | raw
2019-03-28 Benedikt TutzerMerge remote-tracking branch 'origin/master' into featu... blob | commitdiff | raw | diff to current
2018-09-17 Udi FinkelsteinMerge branch 'master' into pr_reg_wire_error blob | commitdiff | raw | diff to current
2018-08-22 Jim LawsonMerge pull request #1 from YosysHQ/master blob | commitdiff | raw | diff to current
2018-08-18 Aman GoelMerge pull request #3 from YosysHQ/master blob | commitdiff | raw | diff to current
2018-08-15 Clifford WolfMerge pull request #573 from cr1901/msys-64 blob | commitdiff | raw | diff to current
2018-08-15 Clifford WolfMerge pull request #591 from hzeller/virtual-override blob | commitdiff | raw | diff to current
2018-08-15 Clifford WolfMerge pull request #513 from udif/pr_reg_wire_error blob | commitdiff | raw | diff to current
2018-07-21 Henner ZellerConsistent use of 'override' for virtual methods in... blob | commitdiff | raw | diff to current
2018-03-12 Clifford WolfAdd "expose -input" blob | commitdiff | raw | diff to current
2016-07-08 Clifford WolfMerge branch 'yosys-0.5-vtr' of https://github.com... blob | commitdiff | raw | diff to current
2016-04-23 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys blob | commitdiff | raw | diff to current
2016-04-21 Clifford WolfAdded "yosys -D" feature blob | commitdiff | raw | diff to current
2015-12-07 Clifford WolfMerge pull request #108 from cseed/master blob | commitdiff | raw | diff to current
2015-10-24 Clifford Wolfrenamed SigSpec::to_single_sigbit() to SigSpec::as_bit... blob | commitdiff | raw | diff to current
2015-08-14 Clifford WolfSpell check (by Larry Doolittle) blob | commitdiff | raw | diff to current
2015-07-02 Clifford WolfFixed trailing whitespaces blob | commitdiff | raw | diff to current
2015-04-03 Ahmed IrfanMerge branch 'master' of https://github.com/cliffordwol... blob | commitdiff | raw | diff to current
2014-12-24 Clifford WolfRenamed extend() to extend_xx(), changed most users... blob | commitdiff | raw | diff to current
2014-09-27 Clifford Wolfnamespace Yosys blob | commitdiff | raw | diff to current
2014-09-22 Ahmed IrfanMerge branch 'master' of https://github.com/cliffordwol... blob | commitdiff | raw | diff to current
2014-08-02 Clifford WolfRemoved at() method from RTLIL::IdString blob | commitdiff | raw | diff to current
2014-08-02 Clifford WolfMore cleanups related to RTLIL::IdString usage blob | commitdiff | raw | diff to current
2014-07-31 Clifford WolfRenamed port access function on RTLIL::Cell, added... blob | commitdiff | raw | diff to current
2014-07-27 Clifford WolfRefactoring: Renamed RTLIL::Design::modules to modules_ blob | commitdiff | raw | diff to current
2014-07-26 Clifford WolfRefactoring: Renamed RTLIL::Module::cells to cells_ blob | commitdiff | raw | diff to current
2014-07-26 Clifford WolfRefactoring: Renamed RTLIL::Module::wires to wires_ blob | commitdiff | raw | diff to current
2014-07-26 Clifford WolfChanged more code to the new RTLIL::Wire constructors blob | commitdiff | raw | diff to current
2014-07-26 Clifford WolfMore RTLIL::Cell API usage cleanups blob | commitdiff | raw | diff to current
2014-07-26 Clifford WolfAdded RTLIL::Cell::has(portname) blob | commitdiff | raw | diff to current
2014-07-26 Clifford WolfMerge automatic and manual code changes for new cell... blob | commitdiff | raw | diff to current
2014-07-26 Clifford WolfManual fixes for new cell connections API blob | commitdiff | raw | diff to current
2014-07-26 Clifford WolfChanged users of cell->connections_ to the new API... blob | commitdiff | raw | diff to current
2014-07-26 Clifford WolfRenamed RTLIL::{Module,Cell}::connections to connections_ blob | commitdiff | raw | diff to current
2014-07-25 Clifford WolfUse only module->addCell() and module->remove() to... blob | commitdiff | raw | diff to current
2014-07-22 Clifford WolfSigSpec refactoring: using the accessor functions every... blob | commitdiff | raw | diff to current
2014-07-22 Clifford WolfSigSpec refactoring: renamed chunks and width to __chun... blob | commitdiff | raw | diff to current
2014-05-29 Clifford WolfMerge pull request #36 from hansiglaser/master blob | commitdiff | raw | diff to current
2014-05-28 Johann Glaseradded log_header to miter and expose pass, show cell... blob | commitdiff | raw | diff to current
2014-02-09 Clifford WolfVarious improvements in expose command (added -sep... blob | commitdiff | raw | diff to current
2014-02-08 Clifford WolfFixed handling of async reset in expose -evert-dff blob | commitdiff | raw | diff to current
2014-02-08 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys blob | commitdiff | raw | diff to current
2014-02-08 Clifford WolfImplemented expose -evert-dff blob | commitdiff | raw | diff to current
2014-02-06 Clifford WolfAdded expose -dff blob | commitdiff | raw | diff to current
2014-02-05 Clifford WolfAdded expose command blob | commitdiff | raw | diff to current