Error out if no top module given before 'sim'
[yosys.git] / passes / sat / sim.cc
2019-06-05 Eddie HungError out if no top module given before 'sim'
2019-03-28 Benedikt TutzerMerge remote-tracking branch 'origin/master' into featu...
2018-10-02 Clifford WolfMerge pull request #645 from daveshah1/ecp5_dram_fix
2018-10-01 Aman GoelMerge pull request #4 from YosysHQ/master
2018-09-17 Udi FinkelsteinMerge branch 'master' into pr_reg_wire_error
2018-09-17 Jim LawsonMerge remote-tracking branch 'upstream/master'
2018-09-14 Clifford WolfMerge pull request #625 from aman-goel/master
2018-09-14 Clifford WolfMerge pull request #627 from acw1251/master
2018-09-12 acw1251Fixed minor typo in "sim" help message
2018-08-22 Jim LawsonMerge pull request #1 from YosysHQ/master
2018-08-18 Aman GoelMerge pull request #3 from YosysHQ/master
2018-08-15 Clifford WolfMerge pull request #573 from cr1901/msys-64
2018-08-15 Clifford WolfMerge pull request #591 from hzeller/virtual-override
2018-07-21 Henner ZellerConsistent use of 'override' for virtual methods in...
2017-08-20 Clifford WolfRename "singleton" pass to "uniquify"
2017-08-18 Clifford WolfAdd "sim -zinit -rstlen"
2017-08-18 Clifford WolfMerge branch 'sim'
2017-08-18 Clifford WolfAdd "sim" support for memories
2017-08-18 Clifford WolfAdd support for assert/assume/cover to "sim" command
2017-08-17 Clifford WolfAdd writeback mode to "sim" command
2017-08-17 Clifford WolfImprove "sim" command
2017-08-16 Clifford WolfAdd "sim" command skeleton