2015-04-04 |
Andrew Waterman | Support setting ISA/subsets with --isa flag |
blob | commitdiff | raw |
2015-02-08 |
Andrew Waterman | Use xlen, not xprlen, to refer to x-register width |
blob | commitdiff | raw | diff to current |
2013-09-27 |
Andrew Waterman | Use WRITE_RD/WRITE_FRD macros to write registers |
blob | commitdiff | raw | diff to current |
2012-02-20 |
Andrew Waterman | fixed a bug in remu[w] |
blob | commitdiff | raw | diff to current |
2012-02-16 |
Andrew Waterman | reimplement div[u][w]/rem[u][w] |
blob | commitdiff | raw | diff to current |
2011-06-20 |
Andrew Waterman | temporary undoing of renaming |
blob | commitdiff | raw | diff to current |
2011-06-13 |
Andrew Waterman | [sim] renamed to riscv-isa-run |
blob | commitdiff | raw |
2011-04-17 |
Andrew Waterman | [sim] removed undefined behavior for non-canonical... |
blob | commitdiff | raw | diff to current |
2011-01-19 |
Andrew Waterman | [opcodes, sim, xcc] made *w insns illegal in RV32 |
blob | commitdiff | raw | diff to current |
2010-11-22 |
Andrew Waterman | [sim] handle integer division overflow |
blob | commitdiff | raw | diff to current |
2010-11-22 |
Andrew Waterman | [xcc, sim, pk, opcodes] new instruction encoding! |
blob | commitdiff | raw | diff to current |
2010-09-21 |
Andrew Waterman | [xcc, sim] changed instruction format so imm12 subs... |
blob | commitdiff | raw | diff to current |
2010-08-04 |
Andrew Waterman | [pk,sim,xcc] Renamed instructions to RISC-V spec |
blob | commitdiff | raw | diff to current |
2010-07-29 |
Andrew Waterman | [sim,xcc] Changed instruction format to RISC-V |
blob | commitdiff | raw | diff to current |
|