Merge pull request #174 from antonblanchard/yosys-fixes
[microwatt.git] / soc.vhdl
2020-05-19 Anton BlanchardMerge pull request #174 from antonblanchard/yosys-fixes
2020-05-18 Anton BlanchardMerge pull request #169 from paulusmack/mmu
2020-05-14 Paul Mackerrassoc: Work around compile error with ghdl 0.37-dev
2020-05-14 Paul MackerrasMerge branch 'mmu'
2020-05-14 Anton BlanchardMerge pull request #170 from antonblanchard/litedram
2020-05-09 Benjamin Herrenschmidtlitedram: Add support for Microwatt-initialized controller
2020-05-08 Benjamin Herrenschmidtsyscon: Add syscon registers
2020-05-08 Benjamin Herrenschmidtsoc: Add DRAM address decoding
2020-05-08 Benjamin Herrenschmidtcore: Add alternate reset address
2020-05-06 Paul MackerrasMerge remote-tracking branch 'remotes/origin/master'
2020-05-06 Anton BlanchardMerge pull request #165 from mikey/xics
2020-04-23 Michael NeulingXICS interrupt controller
2020-01-11 Anton BlanchardMerge pull request #133 from antonblanchard/ghdl-synth
2020-01-11 Anton BlanchardRemoved unused core_terminated signal
2019-11-15 Anton BlanchardMerge pull request #118 from antonblanchard/bus-pipeline
2019-10-30 Benjamin Herrenschmidtwb_arbiter: Make arbiter size parametric
2019-10-30 Benjamin Herrenschmidtram: Rework main RAM interface
2019-10-30 Benjamin HerrenschmidtAdd option to not flatten hierarchy
2019-10-30 Benjamin Herrenschmidtintercon: Generate stall signals for non-pipelined...
2019-10-25 Anton BlanchardMerge pull request #115 from antonblanchard/reduce...
2019-10-23 Benjamin HerrenschmidtReduce wishbone address size to 32-bit
2019-10-11 Anton BlanchardMerge pull request #84 from classilla/master
2019-10-11 Anton BlanchardMerge pull request #89 from mikey/gitignore
2019-10-10 Anton BlanchardMerge pull request #86 from antonblanchard/outstanding...
2019-10-10 Anton BlanchardMerge pull request #85 from antonblanchard/leadingzeroe...
2019-10-10 Anton BlanchardMerge pull request #79 from deece/uart_address
2019-10-08 Alastair D'SilvaTighten UART address
2019-09-24 Anton BlanchardMerge branch 'divider' of https://github.com/paulusmack...
2019-09-24 Anton BlanchardMerge pull request #69 from antonblanchard/debug-module
2019-09-20 Benjamin HerrenschmidtAdd core debug module
2019-09-20 Benjamin HerrenschmidtAdd DMI address decoder
2019-09-20 Benjamin HerrenschmidtWishbone debug module
2019-09-20 Benjamin HerrenschmidtAdd a debug (DMI) bus and a JTAG interface to it on...
2019-09-20 Benjamin HerrenschmidtUse a 3 way WB arbiter and cleanup fpga toplevel
2019-09-10 Benjamin HerrenschmidtSwitch soc to use std_ulogic
2019-09-10 Benjamin HerrenschmidtShare soc.vhdl between FPGA and sim