projects
/
riscv-isa-sim.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Fix makefile race condition
[riscv-isa-sim.git]
/
spike
/
2014-12-05
Andrew Waterman
Support 2/4/6/8-byte instructions
tree
|
commitdiff
2014-12-01
Andrew Waterman
Implement timer faithfully
tree
|
commitdiff
2014-11-25
Andrew Waterman
Factor out the dummy RoCC accelerator
tree
|
commitdiff
2014-08-15
Christopher Celio
Added PC histogram option.
tree
|
commitdiff
2014-07-25
Scott Beamer
added support for register convention names in debug...
tree
|
commitdiff
2014-04-24
Andrew Waterman
fix disassembly of bnez and friends
tree
|
commitdiff
2014-03-07
Andrew Waterman
Add fclass.{s|d} instructions
tree
|
commitdiff
2014-02-06
Andrew Waterman
Fix disassembly of JAL
tree
|
commitdiff
2014-02-01
Andrew Waterman
Fix linking on Darwin
tree
|
commitdiff
2014-01-29
Christopher Celio
Disasm now translates xor x0,x0,x0 as a machine-generat...
tree
|
commitdiff
2014-01-28
Andrew Waterman
Force extension loaders to be linked in
tree
|
commitdiff
2014-01-27
Andrew Waterman
Enable runtime loading of dynamic library with --extlib
tree
|
commitdiff
2014-01-27
Andrew Waterman
Eliminate hwacha <-> riscv circular dependence
tree
|
commitdiff