Mem: Reclaim some request flags used by MIPS for alignment checking.
[gem5.git] / src / arch / alpha /
2010-10-16 Gabe BlackGetArgument: Rework getArgument so that X86_FS compiles...
2010-10-11 Gabe BlackSPARC: Make SPARC's ISA's clear function initialize...
2010-10-11 Gabe BlackAlpha: Force all the IPRs to an initial, determinstic...
2010-10-11 Gabe BlackAlpha: Initialize the data TLB mode IPR.
2010-10-04 Gabe BlackAlpha: Fix Alpha NumMiscArchRegs constant.
2010-10-01 Ali SaidiDebug: Implement getArgument() and function skipping...
2010-09-14 Gabe BlackCPU: Trim unnecessary includes from some common files.
2010-09-14 Gabe BlackFaults: Pass the StaticInst involved, if any, to a...
2010-09-10 Nathan Binkertstyle: fix sorting of includes and whitespace in some...
2010-08-31 Gabe BlackAlpha: Alpha's mt.hh was including mips header files.
2010-08-26 Min Kyu JeongARM: Fixed register flattening logic (FP_Base_DepTag...
2010-08-23 Gabe BlackISA: Get rid of old, unused utility functions clutterin...
2010-08-23 Ali SaidiLoader: Make the load address mask be a parameter of...
2010-08-17 Steve Reinhardtsim: revamp unserialization procedure
2010-06-15 Nathan Binkertstats: get rid of the never-really-used event stuff
2010-06-04 Steve ReinhardtMore minor gdb-related cleanup.
2010-04-15 Nathan Binkerttick: rename Clock namespace to SimClock
2010-03-27 Korey Sewellm5: merge inorder updates
2010-03-23 Steve Reinhardtcpu: fix exec tracing memory corruption bug
2010-02-12 Timothy M. JonesO3PCU: Split loads and stores that cross cache line...
2010-01-22 Derek HowerAutomated merge with ssh://hg@m5sim.org/m5
2010-01-20 Lisa Hsuutil: do checkpoint aggregation more cleanly, fix last...
2010-01-19 Derek Howermerge
2009-12-20 Soumyaroop RoyAlpha: Implement MVI and remaining BWX instructions.
2009-11-11 Gabe BlackMerge with the head.
2009-11-11 Gabe BlackMem: Eliminate the NO_FAULT request flag.
2009-10-30 Gabe BlackSyscalls: Make system calls access arguments like a...
2009-10-24 Timothy M. Jonessyscall: Addition of an ioctl command code for Power.
2009-10-18 Brad Beckmannmerged with ISA event manager fix
2009-10-17 Gabe BlackISA: Fix compilation.
2009-09-16 Vince WeaverSyscalls: Implement sysinfo() syscall.
2009-07-13 Derek Howermerge
2009-07-09 Gabe BlackAlpha: Missed a file in an earlier changeset.
2009-07-09 Gabe BlackGet rid of the unused get(Data|Inst)Asid and (inst...
2009-07-09 Gabe BlackAlpha: Pull the MiscRegFile fully into the ISA object.
2009-07-09 Gabe BlackRegisters: Add a registers.hh file as an ISA switched...
2009-07-09 Gabe BlackAlpha: Move reg_redir into its own files, and move...
2009-07-09 Gabe BlackRegisters: Eliminate the ISA defined RegFile class.
2009-07-09 Gabe BlackAlpha: Get rid of function prototypes with no implement...
2009-07-09 Gabe BlackRegisters: Move the PCs out of the ISAs and into the...
2009-07-09 Gabe BlackAlpha: Phase out Alpha's intregfile.hh and intregfile.cc.
2009-07-09 Gabe BlackRegisters: Eliminate the ISA defined integer register...
2009-07-09 Gabe BlackRegisters: Eliminate the ISA defined floating point...
2009-07-09 Gabe BlackRegisters: Get rid of the float register width parameter.
2009-07-09 Gabe BlackRegisters: Add an ISA object which replaces the MiscReg...
2009-06-05 Nathan Binkerttypes: clean up types, especially signed vs unsigned
2009-05-26 Nathan Binkerttypes: add a type for thread IDs and try to use it...
2009-05-17 Nathan Binkertincludes: sort includes again
2009-05-17 Nathan Binkerttypes: Move stuff for global types into src/base/types.hh
2009-05-13 Korey Sewellalpha-isa: add mt.hh so it can compile with inorder
2009-05-12 Korey Sewellinorder-tlb-cunit: merge the TLB as implicit to any...
2009-05-12 Korey Sewellinorder-float: Fix storage of FP results
2009-05-12 Korey Sewellinorder-mem: skeleton support for prefetch/writehints
2009-05-12 Korey Sewellinorder-unified-tlb: use unified TLB instead of old...
2009-05-12 Korey Sewellinorder/alpha-isa: create eaComp object visible to...
2009-05-12 Korey Sewellinorder-bpred: edits to handle non-delay-slot ISAs
2009-05-12 Korey Sewellinorder-alpha-port: initial inorder support of ALPHA
2009-04-21 Steve Reinhardtsyscall: Resolve conflicts between m5threads and Gabe...
2009-04-21 Daniel SanchezCommit m5threads package.
2009-04-19 Gabe BlackMemory: Rename LOCKED for load locked store conditional...
2009-04-09 Nathan Binkertalpha: get rid of all turbolaser remnants
2009-04-09 Nathan Binkerttlb: More fixing of unified TLB
2009-04-09 Gabe Blacktlb: Don't separate the TLB classes into an instruction...
2009-04-06 Gabe BlackMerge ARM into the head. ARM will compile but may not...
2009-03-06 Nathan Binkertstats: Fix all stats usages to deal with template fixes
2009-03-06 Steve ReinhardtGet rid of 'using namespace' declarations in headers.
2009-03-01 Steve ReinhardtFix Num_Syscall_Descs check bug in non-x86 ISAs.
2009-02-27 Gabe BlackProcesses: Make getting and setting system call argumen...
2009-02-27 Ali SaidiCPA: Add code to automatically record function symbols...
2009-02-27 Ali SaidiCPA: Add new object for gathering critical path annotat...
2009-02-25 Gabe BlackISA: Get rid of the get*RegName functions.
2009-02-25 Gabe BlackCPU: Implement translateTiming which defers to translat...
2009-02-25 Gabe BlackISA: Replace the translate functions in the TLBs with...
2009-02-23 Nathan Binkertdebug: Move debug_break into src/base
2009-02-16 Lisa Hsusycalls: implement mremap() and add DATA flag for getrl...
2009-02-10 Nathan Binkertscons: Require SCons version 0.98.1
2009-01-26 Gabe BlackCPU: Add a setCPU function to the interrupt objects.
2009-01-24 Nathan Binkertpseudo inst: Add new wake cpu instruction for sending...
2008-12-17 Steve ReinhardtMake Alpha pseudo-insts available from SE mode.
2008-12-07 Lisa Hsuimported patch aux-fix.patch
2008-12-06 Nathan Binkertflags: Change naming of functions to be clearer
2008-12-05 Lisa HsuAutomated merge with ssh://m5sim.org//repo/m5
2008-12-05 Lisa HsuThis brings M5 closer to modernity - the kernel being...
2008-11-15 Steve Reinhardtsyscalls: fix latent brk/obreak bug.
2008-11-14 Nathan BinkertFix a bunch of bugs I introduced when I changed the...
2008-11-10 Nathan Binkertpseudo inst: Add rpns (read processor nanoseconds)...
2008-11-10 Nathan Binkertmem: update stuff for changes to Packet and Request
2008-11-03 Lisa HsuAdd in Context IDs to the simulator. From now on,...
2008-11-03 Lisa HsuMake it so that all thread contexts are registered...
2008-11-03 Lisa Hsumake BaseCPU the provider of _cpuId, and cpuId() instea...
2008-10-21 Nathan Binkertstyle: Use the correct m5 style for things relating...
2008-10-20 Ali SaidiO3CPU: Undo Gabe's changes to remove hwrei and simpalch...
2008-10-13 Gabe BlackGet rid of old RegContext code.
2008-10-12 Gabe BlackCPU: Create a microcode ROM object in the CPU which...
2008-10-12 Gabe BlackTurn Interrupts objects into SimObjects. Also, move...
2008-10-12 Gabe BlackCPU: Eliminate the get_vec function.
2008-10-11 Gabe BlackCPU: Eliminate the simPalCheck funciton.
2008-10-11 Gabe BlackCPU: Eliminate the hwrei function.
2008-10-11 Gabe BlackTLB: Make all tlbs derive from a common base class...
2008-10-10 Nathan Binkertautomerge
next