| 2020-02-18 |
Gabe Black | arm: Delete authors lists from the arm files. |
blob | commitdiff | raw |
| 2018-03-26 |
Gabe Black | arch: Fix all override related warnings. |
blob | commitdiff | raw | diff to current |
| 2017-11-07 |
Gabe Black | alpha,arm,mips,power,riscv,sparc,x86: Merge exec decl... |
blob | commitdiff | raw | diff to current |
| 2017-11-02 |
Gabe Black | alpha,arm,mips,power,riscv,sparc,x86,isa: De-specialize... |
blob | commitdiff | raw | diff to current |
| 2017-07-05 |
Rekai Gonzalez-Alb... | arch: ISA parser additions of vector registers |
blob | commitdiff | raw | diff to current |
| 2014-05-09 |
Curtis Dunham | arch: teach ISA parser how to split code across files |
blob | commitdiff | raw | diff to current |
| 2014-05-09 |
Curtis Dunham | arch: remove inline specifiers on all inst constrs... |
blob | commitdiff | raw | diff to current |
| 2013-03-05 |
Ali Saidi | ARM: fix some cases where instructions that write to... |
blob | commitdiff | raw | diff to current |
| 2012-09-25 |
Ali Saidi | ARM: Predict target of more instructions that modify PC. |
blob | commitdiff | raw | diff to current |
| 2012-06-29 |
Ali Saidi | ARM: Fix identification of one RAS pop instruction. |
blob | commitdiff | raw | diff to current |
| 2012-03-21 |
Nathanael Premillieu | ARM: Fix case where cond/uncond control is mis-specified |
blob | commitdiff | raw | diff to current |
| 2011-09-19 |
Gabe Black | PseudoInst: Remove the now unnecessary #if FULL_SYSTEMs... |
blob | commitdiff | raw | diff to current |
| 2011-08-19 |
Geoffrey Blake | Fix bugs due to interaction between SEV instructions... |
blob | commitdiff | raw | diff to current |
| 2011-05-13 |
Ali Saidi | ARM: Further break up condition code into NZ, C, V... |
blob | commitdiff | raw | diff to current |
| 2011-05-13 |
Ali Saidi | ARM: Break up condition codes into normal flags, satura... |
blob | commitdiff | raw | diff to current |
| 2011-04-04 |
Ali Saidi | ARM: Cleanup implementation of ITSTATE and put importan... |
blob | commitdiff | raw | diff to current |
| 2011-04-04 |
Ali Saidi | ARM: Tag appropriate instructions as IsReturn |
blob | commitdiff | raw | diff to current |
| 2011-03-18 |
Ali Saidi | Automated merge with ssh://hg@repo.m5sim.org/m5 |
blob | commitdiff | raw | diff to current |
| 2011-03-18 |
Ali Saidi | ARM: Allow conditional quiesce instructions. |
blob | commitdiff | raw | diff to current |
| 2011-01-18 |
Ali Saidi | ARM: Add support for moving predicated false dest opera... |
blob | commitdiff | raw | diff to current |
| 2010-08-26 |
Gene WU | ARM: Use fewer micro-ops for register update loads... |
blob | commitdiff | raw | diff to current |
| 2010-08-23 |
Min Kyu Jeong | ARM/O3: store the result of the predicate evaluation... |
blob | commitdiff | raw | diff to current |
| 2010-06-02 |
Gabe Black | ARM: Decode to specialized conditional/unconditional... |
blob | commitdiff | raw | diff to current |
| 2010-06-02 |
Gabe Black | ARM: Implement support for the IT instruction and the... |
blob | commitdiff | raw | diff to current |
| 2010-06-02 |
Gabe Black | ARM: Implement data processing instructions external... |
blob | commitdiff | raw | diff to current |
| 2010-06-02 |
Gabe Black | ARM: Move the templates for predicated instructions... |
blob | commitdiff | raw | diff to current |
|
projects / gem5.git / history