projects / gem5.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
ARM: Don't reset CPUs that are going to be switched in.
[gem5.git] / src / arch / arm / isa.cc
2012-03-02 Ali SaidiARM: FIx a bug preventing multiple cores booting a... blob | commitdiff | raw
2012-03-01 Ali SaidiARM: Add support for Versatile Express extended memory map blob | commitdiff | raw | diff to current
2012-03-01 Matt HorsnellARM: Add limited CP14 support. blob | commitdiff | raw | diff to current
2012-02-12 Ali Saidimem: Add a master ID to each request object. blob | commitdiff | raw | diff to current
2012-02-01 Gabe BlackMerge ... head, hopefully the last time for this batch. blob | commitdiff | raw | diff to current
2012-01-31 Geoffrey BlakeCheckerCPU: Re-factor CheckerCPU to be compatible with... blob | commitdiff | raw | diff to current
2011-09-13 Daniel JohnsonARM: Implement numcpus bits in L2CTLR register. blob | commitdiff | raw | diff to current
2011-08-19 Ali SaidiARM: Mark some variables uncacheable until boot all... blob | commitdiff | raw | diff to current
2011-08-19 Ali SaidiARM: Add support for DIV/SDIV instructions. blob | commitdiff | raw | diff to current
2011-07-15 Wade WalkerARM: Add two unimplemented miscellaneous registers. blob | commitdiff | raw | diff to current
2011-05-13 Ali SaidiARM: Remove the saturating (Q) condition code from... blob | commitdiff | raw | diff to current
2011-05-13 Chander SudanthiARM: Better RealView/Versatile EB platform support. blob | commitdiff | raw | diff to current
2011-05-05 Ali SaidiARM: Add support for MP misc regs and broadcast flushes. blob | commitdiff | raw | diff to current
2011-04-15 Nathan Binkerttrace: reimplement the DTRACE function so it doesn... blob | commitdiff | raw | diff to current
2011-04-04 Ali SaidiARM: Fix checkpoint restoration into O3 CPU and the... blob | commitdiff | raw | diff to current
2011-04-04 William WangARM: Cleanup and small fixes to some NEON ops to match... blob | commitdiff | raw | diff to current
2011-04-04 Ali SaidiARM: Cleanup implementation of ITSTATE and put importan... blob | commitdiff | raw | diff to current
2011-03-18 Ali SaidiAutomated merge with ssh://hg@repo.m5sim.org/m5 blob | commitdiff | raw | diff to current
2011-03-18 Ali SaidiARM: Implement the Instruction Set Attribute Registers... blob | commitdiff | raw | diff to current
2011-02-23 Ali SaidiARM: Reset simulation statistics when pref counters... blob | commitdiff | raw | diff to current
2010-12-08 Giacomo GabrielliO3: Make all instructions that write a misc. register... blob | commitdiff | raw | diff to current
2010-11-15 Ali SaidiARM: Return an FailUnimp instruction when an unimplemen... blob | commitdiff | raw | diff to current
2010-11-15 Ali SaidiARM: Cache the misc regs at the TLB to limit readMiscRe... blob | commitdiff | raw | diff to current
2010-11-08 Ali SaidiARM: Keep the warnings to a minimum. blob | commitdiff | raw | diff to current
2010-10-31 Gabe BlackISA,CPU,etc: Create an ISA defined PC type that abstrac... blob | commitdiff | raw | diff to current
2010-10-01 Ali SaidiARM: Clean up use of TBit and JBit. blob | commitdiff | raw | diff to current
2010-09-14 Gabe BlackFaults: Pass the StaticInst involved, if any, to a... blob | commitdiff | raw | diff to current
2010-08-26 Ali SaidiARM: Set the high bits in the part number so it's consi... blob | commitdiff | raw | diff to current
2010-08-26 Ali SaidiARM: Fix VFP enabled checks for mem instructions blob | commitdiff | raw | diff to current
2010-08-26 Gabe BlackARM: Implement CPACR register and return Undefined... blob | commitdiff | raw | diff to current
2010-08-23 Min Kyu JeongARM: Clean up flattening for SPSR adding blob | commitdiff | raw | diff to current
2010-08-23 Gene WuARM: Get SCTLR TE bit from reset SCTLR blob | commitdiff | raw | diff to current
2010-08-23 Ali SaidiARM: We don't currently support ThumbEE exceptions... blob | commitdiff | raw | diff to current
2010-08-23 Ali SaidiARM: Implement some more misc registers blob | commitdiff | raw | diff to current
2010-06-03 Ali SaidiARM: Fix issue with m5.fast and ARM blob | commitdiff | raw | diff to current
2010-06-02 Dam SunwooARM: Added support for Access Flag and some CP15 regs... blob | commitdiff | raw | diff to current
2010-06-02 Gabe BlackARM: Move the ISA "clear" function into isa.cc. blob | commitdiff | raw | diff to current
2010-06-02 Gabe BlackARM: Implement support for the IT instruction and the... blob | commitdiff | raw | diff to current
2010-06-02 Ali SaidiARM: Some TLB bug fixes. blob | commitdiff | raw | diff to current
2010-06-02 Ali SaidiARM: Move Miscreg functions out of isa.hh blob | commitdiff | raw | diff to current
2009-07-10 Gabe BlackARM: Fold the MiscRegFile all the way into the ISA... blob | commitdiff | raw
2009-07-09 Gabe BlackRegisters: Add an ISA object which replaces the MiscReg... blob | commitdiff | raw | diff to current