projects
/
gem5.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
kvm: x86: Add support for x86 INIT and STARTUP handling
[gem5.git]
/
src
/
arch
/
arm
/
isa.hh
2014-01-24
ARM gem5 Developers
arm: Add support for ARMv8 (AArch64 & AArch32)
blob
|
commitdiff
|
raw
2014-01-24
Andreas Hansson
arch: Make all register index flattening const
blob
|
commitdiff
|
raw
|
diff to current
2013-10-15
Yasuko Eckert
cpu: add a condition-code register class
blob
|
commitdiff
|
raw
|
diff to current
2013-02-19
Andreas Hansson
scons: Add warning for overloaded virtual functions
blob
|
commitdiff
|
raw
|
diff to current
2013-01-13
Nilay Vaish
x86: Changes to decoder, corrects 9376
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
arch: Move the ISA object to a separate section
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
arch: Make the ISA class inherit from SimObject
blob
|
commitdiff
|
raw
|
diff to current
2011-04-15
Nathan Binkert
trace: reimplement the DTRACE function so it doesn...
blob
|
commitdiff
|
raw
|
diff to current
2010-11-08
Ali Saidi
ARM: Add checkpointing support
blob
|
commitdiff
|
raw
|
diff to current
2010-08-23
Min Kyu Jeong
ARM: Clean up flattening for SPSR adding
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Move the ISA "clear" function into isa.cc.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Ali Saidi
ARM: Some TLB bug fixes.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Ali Saidi
ARM: Move Miscreg functions out of isa.hh
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Ali Saidi
ARM: Implement the ARM TLB/Tablewalker. Needs performan...
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Ali Saidi
ARM: Implement ARM CPU interrupts
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Make various bits of the FP control registers...
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Make MPIDR return 0 and ignore writes.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Set the value of the MVFR0 and MVFR1 registers.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Handle accesses to TLBTR.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Convert the CP15 registers from MPU to MMU.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Ali Saidi
ARM: Add some support for wfi/wfe/yield/etc
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Ali Saidi
ARM: Add a traceflag to print cpsr
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Ignore attempts to disable coprocessors that aren...
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Allow flattening into any mode.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Make the MPUIR register report that 1 unified...
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Ignore/warn when CSSELR or CCSIDR are accessed.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Add support for the clidr register.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Implement a stub of CPACR.
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Actually write the value of sctlr in ISA.clear().
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Implement a function to decode CP15 registers...
blob
|
commitdiff
|
raw
|
diff to current
2010-06-02
Gabe Black
ARM: Track the current ISA mode using the PC.
blob
|
commitdiff
|
raw
|
diff to current
2010-01-19
Derek Hower
merge
blob
|
commitdiff
|
raw
|
diff to current
2009-11-15
Gabe Black
ARM: Hook up the moded versions of the SPSR.
blob
|
commitdiff
|
raw
|
diff to current
2009-11-11
Gabe Black
Merge with the head.
blob
|
commitdiff
|
raw
|
diff to current
2009-11-11
Gabe Black
ARM: Implement fault classes.
blob
|
commitdiff
|
raw
|
diff to current
2009-11-09
Nathan Binkert
automerge
blob
|
commitdiff
|
raw
|
diff to current
2009-11-08
Gabe Black
ARM: Support forcing load/store multiple to use user...
blob
|
commitdiff
|
raw
|
diff to current
2009-11-08
Gabe Black
ARM: Add in more bits for the mon mode.
blob
|
commitdiff
|
raw
|
diff to current
2009-11-08
Gabe Black
ARM: Initialize processes in user mode.
blob
|
commitdiff
|
raw
|
diff to current
2009-11-08
Gabe Black
ARM: Implement the shadow registers using register...
blob
|
commitdiff
|
raw
|
diff to current
2009-10-18
Brad Beckmann
merged with ISA event manager fix
blob
|
commitdiff
|
raw
|
diff to current
2009-10-17
Gabe Black
ISA: Fix compilation.
blob
|
commitdiff
|
raw
|
diff to current
2009-08-03
Derek Hower
Automated merge with ssh://hg@m5sim.org/m5
blob
|
commitdiff
|
raw
|
diff to current
2009-07-31
Korey Sewell
merge mips fix and statetrace changes
blob
|
commitdiff
|
raw
|
diff to current
2009-07-27
Gabe Black
ARM: Initialize the CPSR so that we're in user mode.
blob
|
commitdiff
|
raw
|
diff to current
2009-07-13
Derek Hower
merge
blob
|
commitdiff
|
raw
|
diff to current
2009-07-10
Gabe Black
ARM: Fold the MiscRegFile all the way into the ISA...
blob
|
commitdiff
|
raw
|
diff to current
2009-07-09
Gabe Black
Registers: Collapse ARM and MIPS regfile directories.
blob
|
commitdiff
|
raw
|
diff to current
2009-07-09
Gabe Black
Registers: Add an ISA object which replaces the MiscReg...
blob
|
commitdiff
|
raw
|
diff to current