mem-cache: Add multiple eviction stats
[gem5.git] / src / arch / x86 / isa.cc
2020-01-14 Gabe Blackx86: Move miscreg initialization to the ISA class.
2019-01-31 Gabe Blackx86: Stop using/defining some ISA specific register...
2018-05-08 Matt Sinclairarch-x86, arch-power: fix calls to bits and insertBits
2017-12-22 Gabe Blackarch,cpu: "virtualize" the TLB interface.
2017-12-14 Jason Lowe-Powermisc: Updates for gcc7.2 for x86
2017-12-06 Gabe Blackx86: Split apart x87's FSW and TOP, and add a missing...
2016-11-09 Brandon Potterstyle: [patch 1/22] use /r/3648/ to reorganize includes
2016-02-07 Steve Reinhardtx86: create function to check miscreg validity
2015-07-07 Andreas Sandbergsim: Refactor the serialization base class
2015-07-04 Nikos Nikolerisx86: Adjust the size of the values written to the x87...
2015-02-16 Andreas Hanssonarch: Make readMiscRegNoEffect const throughout
2013-01-13 Nilay Vaishx86: Changes to decoder, corrects 9376
2013-01-07 Andreas Sandbergarch: Move the ISA object to a separate section
2013-01-07 Andreas Sandbergarch: Add support for invalidating TLBs when draining
2013-01-07 Andreas Sandbergarch: Make the ISA class inherit from SimObject
2013-01-05 Gabe BlackX86: Move address based decode caching in front of...
2012-12-30 Nilay Vaishx86: implement x87 fp instruction fnstsw
2010-08-17 Steve Reinhardtx86: minor checkpointing bug fixes
2010-01-19 Derek Howermerge
2009-11-05 Nathan Binkertbuild: fix compile problems pointed out by gcc 4.4
2009-07-18 Derek Howermerge
2009-07-17 Gabe BlackX86: Shift some register flattening work into the decoder.
2009-07-13 Derek Howermerge
2009-07-10 Gabe BlackX86: Fold the MiscRegFile all the way into the ISA...
2009-07-09 Gabe BlackRegisters: Add an ISA object which replaces the MiscReg...