projects
/
gem5.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
x86: Fix the CPUID Long Mode Address Size function.
[gem5.git]
/
src
/
arch
/
x86
/
isa.cc
2013-01-13
Nilay Vaish
x86: Changes to decoder, corrects 9376
blob
|
commitdiff
|
raw
2013-01-07
Andreas Sandberg
arch: Move the ISA object to a separate section
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
arch: Add support for invalidating TLBs when draining
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
arch: Make the ISA class inherit from SimObject
blob
|
commitdiff
|
raw
|
diff to current
2013-01-05
Gabe Black
X86: Move address based decode caching in front of...
blob
|
commitdiff
|
raw
|
diff to current
2012-12-30
Nilay Vaish
x86: implement x87 fp instruction fnstsw
blob
|
commitdiff
|
raw
|
diff to current
2010-08-17
Steve Reinhardt
x86: minor checkpointing bug fixes
blob
|
commitdiff
|
raw
|
diff to current
2010-01-19
Derek Hower
merge
blob
|
commitdiff
|
raw
|
diff to current
2009-11-05
Nathan Binkert
build: fix compile problems pointed out by gcc 4.4
blob
|
commitdiff
|
raw
|
diff to current
2009-07-18
Derek Hower
merge
blob
|
commitdiff
|
raw
|
diff to current
2009-07-17
Gabe Black
X86: Shift some register flattening work into the decoder.
blob
|
commitdiff
|
raw
|
diff to current
2009-07-13
Derek Hower
merge
blob
|
commitdiff
|
raw
|
diff to current
2009-07-10
Gabe Black
X86: Fold the MiscRegFile all the way into the ISA...
blob
|
commitdiff
|
raw
|
diff to current
2009-07-09
Gabe Black
Registers: Add an ISA object which replaces the MiscReg...
blob
|
commitdiff
|
raw
|
diff to current