projects
/
gem5.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
arch,cpu: Add a setThreadContext method to the ISA class.
[gem5.git]
/
src
/
arch
/
x86
/
isa.hh
2020-06-12
Gabe Black
arch,cpu: Add a setThreadContext method to the ISA...
blob
|
commitdiff
|
raw
2020-02-26
Bobby R. Bruce
misc: merge branch 'release-staging-v19.0.0.0' into...
blob
|
commitdiff
|
raw
|
diff to current
2020-02-24
Bobby R. Bruce
misc: Merged release-staging-v19.0.0.0 into develop
blob
|
commitdiff
|
raw
|
diff to current
2020-02-19
Adrian Herrera
misc: pass ThreadContext on ISA clear
blob
|
commitdiff
|
raw
|
diff to current
2020-02-18
Gabe Black
x86: Delete authors lists from x86 files.
blob
|
commitdiff
|
raw
|
diff to current
2020-02-05
Gabe Black
arch: Introduce a base class for ISA classes.
blob
|
commitdiff
|
raw
|
diff to current
2019-01-31
Gabe Black
x86: Stop using/defining some ISA specific register...
blob
|
commitdiff
|
raw
|
diff to current
2019-01-30
Giacomo Gabrielli
arch,cpu: Add vector predicate registers
blob
|
commitdiff
|
raw
|
diff to current
2017-07-05
Rekai Gonzalez-Alb...
cpu: Added interface for vector reg file
blob
|
commitdiff
|
raw
|
diff to current
2017-07-05
Rekai Gonzalez-Alb...
cpu: Simplify the rename interface and use RegId
blob
|
commitdiff
|
raw
|
diff to current
2015-10-12
Andreas Hansson
misc: Remove redundant compiler-specific defines
blob
|
commitdiff
|
raw
|
diff to current
2015-07-28
Nilay Vaish
revert 5af8f40d8f2c
blob
|
commitdiff
|
raw
|
diff to current
2015-07-26
Nilay Vaish
cpu: implements vector registers
blob
|
commitdiff
|
raw
|
diff to current
2015-07-07
Andreas Sandberg
sim: Refactor the serialization base class
blob
|
commitdiff
|
raw
|
diff to current
2015-02-16
Andreas Hansson
arch: Make readMiscRegNoEffect const throughout
blob
|
commitdiff
|
raw
|
diff to current
2014-01-24
Andreas Hansson
arch: Make all register index flattening const
blob
|
commitdiff
|
raw
|
diff to current
2014-01-24
Ali Saidi
arch, cpu: Add support for flattening misc register...
blob
|
commitdiff
|
raw
|
diff to current
2013-10-15
Yasuko Eckert
cpu: add a condition-code register class
blob
|
commitdiff
|
raw
|
diff to current
2013-02-19
Andreas Hansson
scons: Add warning for overloaded virtual functions
blob
|
commitdiff
|
raw
|
diff to current
2013-01-13
Nilay Vaish
x86: Changes to decoder, corrects 9376
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
arch: Move the ISA object to a separate section
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
arch: Make the ISA class inherit from SimObject
blob
|
commitdiff
|
raw
|
diff to current
2013-01-05
Gabe Black
X86: Move address based decode caching in front of...
blob
|
commitdiff
|
raw
|
diff to current
2011-04-15
Nathan Binkert
includes: sort all includes
blob
|
commitdiff
|
raw
|
diff to current
2010-08-23
Gabe Black
X86: Create a directory for files that define register...
blob
|
commitdiff
|
raw
|
diff to current
2009-07-18
Derek Hower
merge
blob
|
commitdiff
|
raw
|
diff to current
2009-07-18
Gabe Black
X86: Set up a named constant for the "fold bit" for...
blob
|
commitdiff
|
raw
|
diff to current
2009-07-17
Gabe Black
X86: Shift some register flattening work into the decoder.
blob
|
commitdiff
|
raw
|
diff to current
2009-07-13
Derek Hower
merge
blob
|
commitdiff
|
raw
|
diff to current
2009-07-10
Gabe Black
X86: Fold the MiscRegFile all the way into the ISA...
blob
|
commitdiff
|
raw
|
diff to current
2009-07-09
Gabe Black
Get rid of the unused get(Data|Inst)Asid and (inst...
blob
|
commitdiff
|
raw
|
diff to current
2009-07-09
Gabe Black
Registers: Add an ISA object which replaces the MiscReg...
blob
|
commitdiff
|
raw
|
diff to current