projects / gem5.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
cpu: Turn the stage 2 ARM MMUs from params to children.
[gem5.git] / src / cpu / reg_class.hh
2019-08-21 Ciro Santilliarch-arm, cpu: fix ARM ubsan build on GCC 7.4.0 blob | commitdiff | raw
2019-05-30 Giacomo Gabriellicpu-o3: Add support for pinned writes blob | commitdiff | raw | diff to current
2019-03-14 Andrea Mondellicpu: Refactor of Physical Register implementation blob | commitdiff | raw | diff to current
2019-01-30 Giacomo Gabrielliarch,cpu: Add vector predicate registers blob | commitdiff | raw | diff to current
2018-09-13 Earl OuFix SConstruct for asan build blob | commitdiff | raw | diff to current
2018-08-10 Bradley Wangcpu: Add hash functionality for RegId class blob | commitdiff | raw | diff to current
2018-08-10 Bradley Wangcpu: Removed unnecessary file reg_class_impl.hh blob | commitdiff | raw | diff to current
2017-07-05 Rekai Gonzalez-Alb... cpu: Added interface for vector reg file blob | commitdiff | raw | diff to current
2017-07-05 Rekai Gonzalez-Alb... cpu: Simplify the rename interface and use RegId blob | commitdiff | raw | diff to current
2017-07-05 Nathanael Premillieuarch, cpu: Architectural Register structural indexing blob | commitdiff | raw | diff to current
2015-07-28 Nilay Vaishrevert 5af8f40d8f2c blob | commitdiff | raw | diff to current
2015-07-26 Nilay Vaishcpu: implements vector registers blob | commitdiff | raw | diff to current
2013-10-15 Yasuko Eckertcpu: add a condition-code register class blob | commitdiff | raw | diff to current
2013-10-15 Steve Reinhardtcpu: rename *_DepTag constants to *_Reg_Base blob | commitdiff | raw | diff to current
2013-10-15 Steve Reinhardtcpu: clean up architectural register classification blob | commitdiff | raw | diff to current