riscv: Fix bugs with RISC-V decoder and detailed CPUs
[gem5.git] / src / cpu / reg_class_impl.hh
2017-07-05 Rekai Gonzalez-Alb... cpu: Added interface for vector reg file
2017-07-05 Rekai Gonzalez-Alb... cpu: Simplify the rename interface and use RegId