projects
/
gem5.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
arch: cpu: Rename *FloatRegBits* to *FloatReg*.
[gem5.git]
/
src
/
cpu
/
thread_context.cc
2019-01-31
Gabe Black
arch: cpu: Rename *FloatRegBits* to *FloatReg*.
blob
|
commitdiff
|
raw
2019-01-30
Giacomo Gabrielli
arch,cpu: Add vector predicate registers
blob
|
commitdiff
|
raw
|
diff to current
2019-01-16
Gabe Black
cpu: dev: sim: gpu-compute: Banish some ISA specific...
blob
|
commitdiff
|
raw
|
diff to current
2017-12-04
Gabe Black
misc: Rename misc.(hh|cc) to logging.(hh|cc)
blob
|
commitdiff
|
raw
|
diff to current
2017-07-05
Rekai Gonzalez-Alb...
cpu: Added interface for vector reg file
blob
|
commitdiff
|
raw
|
diff to current
2016-11-09
Brandon Potter
style: [patch 1/22] use /r/3648/ to reorganize includes
blob
|
commitdiff
|
raw
|
diff to current
2016-09-14
Michael LeBeane
sim: Refactor quiesce and remove FS asserts
blob
|
commitdiff
|
raw
|
diff to current
2015-08-07
Andreas Sandberg
base: Declare a type for context IDs
blob
|
commitdiff
|
raw
|
diff to current
2015-07-28
Nilay Vaish
revert 5af8f40d8f2c
blob
|
commitdiff
|
raw
|
diff to current
2015-07-26
Nilay Vaish
cpu: implements vector registers
blob
|
commitdiff
|
raw
|
diff to current
2015-07-07
Andreas Sandberg
sim: Refactor the serialization base class
blob
|
commitdiff
|
raw
|
diff to current
2013-10-15
Yasuko Eckert
cpu: add a condition-code register class
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
cpu: Fix broken thread context handover
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
cpu: Unify SimpleCPU and O3 CPU serialization code
blob
|
commitdiff
|
raw
|
diff to current
2012-02-01
Gabe Black
Merge ... head, hopefully the last time for this batch.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-31
Gabe Black
Merge with main repository.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-29
Gabe Black
Yet another merge with the main repository.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-28
Gabe Black
Merge with the main repo.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-16
Gabe Black
Merge yet again with the main repository.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-07
Gabe Black
Another merge with the main repository.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-07
Gabe Black
Merge with the main repository again.
blob
|
commitdiff
|
raw
|
diff to current
2012-01-07
Gabe Black
Merge with main repository.
blob
|
commitdiff
|
raw
|
diff to current
2011-10-31
Gabe Black
SE/FS: Make the functions available from the TC consist...
blob
|
commitdiff
|
raw
|
diff to current
2011-04-15
Nathan Binkert
trace: reimplement the DTRACE function so it doesn...
blob
|
commitdiff
|
raw
|
diff to current
2010-10-31
Gabe Black
ISA,CPU,etc: Create an ISA defined PC type that abstrac...
blob
|
commitdiff
|
raw
|
diff to current
2010-01-19
Derek Hower
merge
blob
|
commitdiff
|
raw
|
diff to current
2009-09-23
Nathan Binkert
arch: nuke arch/isa_specific.hh and move stuff to gener...
blob
|
commitdiff
|
raw
|
diff to current
2009-04-06
Gabe Black
Merge ARM into the head. ARM will compile but may not...
blob
|
commitdiff
|
raw
|
diff to current
2008-11-03
Lisa Hsu
Add in Context IDs to the simulator. From now on,...
blob
|
commitdiff
|
raw
|
diff to current
2008-11-03
Lisa Hsu
make BaseCPU the provider of _cpuId, and cpuId() instea...
blob
|
commitdiff
|
raw
|
diff to current
2007-11-08
Ali Saidi
CPU: Add function to explictly compare thread contexts...
blob
|
commitdiff
|
raw
|
diff to current