intel/l3: Don't rely on cfg entry URB size being 0 as a sentinal
[mesa.git] / src / intel / common / intel_log.c
2017-10-17 Chad Versaceintel: Add simple logging façade for Android (v2)