projects
/
gem5.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
mem: write streaming support via WriteInvalidate promotion
[gem5.git]
/
src
/
mem
/
cache
/
blk.hh
2014-06-27
Curtis Dunham
mem: write streaming support via WriteInvalidate promotion
blob
|
commitdiff
|
raw
2014-05-13
Curtis Dunham
cpu, mem: Make software prefetches non-blocking
blob
|
commitdiff
|
raw
|
diff to current
2014-04-01
Mitch Hayenga
mem: Don't print out the data of a cache block
blob
|
commitdiff
|
raw
|
diff to current
2014-01-24
Giacomo Gabrielli
mem: Add support for a security bit in the memory system
blob
|
commitdiff
|
raw
|
diff to current
2014-01-24
Dam Sunwoo
mem: per-thread cache occupancy and per-block ages
blob
|
commitdiff
|
raw
|
diff to current
2013-04-22
Uri Wiener
mem: Adding verbose debug output in the memory system
blob
|
commitdiff
|
raw
|
diff to current
2013-01-08
Mitch Hayenga
mem: Make LL/SC locks fine grained
blob
|
commitdiff
|
raw
|
diff to current
2012-11-02
Andreas Sandberg
mem: Add support for writing back and flushing caches
blob
|
commitdiff
|
raw
|
diff to current
2012-09-11
Lena Olson
Cache: Split invalidateBlk up to seperate block vs...
blob
|
commitdiff
|
raw
|
diff to current
2012-02-12
Dam Sunwoo
mem: fix cache stats to use request ids correctly
blob
|
commitdiff
|
raw
|
diff to current
2011-04-15
Nathan Binkert
includes: sort all includes
blob
|
commitdiff
|
raw
|
diff to current
2011-02-23
Ali Saidi
Includes: Don't include isa_traits.hh and use the TheIS...
blob
|
commitdiff
|
raw
|
diff to current
2011-01-08
Steve Reinhardt
Replace curTick global variable with accessor functions.
blob
|
commitdiff
|
raw
|
diff to current
2010-02-23
Lisa Hsu
cache: Make caches sharing aware and add occupancy...
blob
|
commitdiff
|
raw
|
diff to current
2010-02-23
Lisa Hsu
cache: pull CacheSet out of LRU so that other tags...
blob
|
commitdiff
|
raw
|
diff to current
2009-06-05
Nathan Binkert
types: clean up types, especially signed vs unsigned
blob
|
commitdiff
|
raw
|
diff to current
2009-04-20
Gabe Black
Mem: Change isLlsc to isLLSC.
blob
|
commitdiff
|
raw
|
diff to current
2009-04-19
Gabe Black
Memory: Rename LOCKED for load locked store conditional...
blob
|
commitdiff
|
raw
|
diff to current
2009-04-06
Gabe Black
Merge ARM into the head. ARM will compile but may not...
blob
|
commitdiff
|
raw
|
diff to current
2009-02-16
Steve Reinhardt
Fixes to get prefetching working again.
blob
|
commitdiff
|
raw
|
diff to current
2008-11-03
Lisa Hsu
Add in Context IDs to the simulator. From now on,...
blob
|
commitdiff
|
raw
|
diff to current
2008-09-10
Ali Saidi
style: Remove non-leading tabs everywhere they shouldn...
blob
|
commitdiff
|
raw
|
diff to current
2008-02-27
Steve Reinhardt
Automated merge with ssh://daystrom.m5sim.org//repo/m5
blob
|
commitdiff
|
raw
|
diff to current
2008-02-27
Steve Reinhardt
Revamp cache timing access mshr check to make stats...
blob
|
commitdiff
|
raw
|
diff to current
2008-02-11
Steve Reinhardt
Automated merge with file:/home/stever/hg/m5-orig
blob
|
commitdiff
|
raw
|
diff to current
2008-02-10
Steve Reinhardt
Rename cache files for brevity and consistency with...
blob
|
commitdiff
|
raw
|
diff to current