projects
/
soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Add count of masked reads
[soc.git]
/
src
/
soc
/
decoder
/
decode2execute1.py
2021-04-23
Luke Kenneth Casso...
move over to openpower-isa repo
blob
|
commitdiff
|
raw
2021-03-30
Alain D D Williams
Merge branch 'master' of git.libre-soc.org:soc
blob
|
commitdiff
|
raw
|
diff to current
2021-03-28
Luke Kenneth Casso...
rather invasive reduction of SPR regfile size
blob
|
commitdiff
|
raw
|
diff to current
2021-01-30
Luke Kenneth Casso...
extend CR registers in Decode2ToExecute1Type to 7 bit
blob
|
commitdiff
|
raw
|
diff to current
2021-01-29
Luke Kenneth Casso...
increase register number sizes from 5 to 7
blob
|
commitdiff
|
raw
|
diff to current
2020-10-06
Luke Kenneth Casso...
skip Decode2ToOperand from PowerDecodeSubset
blob
|
commitdiff
|
raw
|
diff to current
2020-10-06
Luke Kenneth Casso...
passing LDSTException over to Trap Pipeline
blob
|
commitdiff
|
raw
|
diff to current
2020-09-08
Luke Kenneth Casso...
create a special subset of Decoder Record for storing...
blob
|
commitdiff
|
raw
|
diff to current
2020-09-07
Luke Kenneth Casso...
bit of a big reorg of data structures
blob
|
commitdiff
|
raw
|
diff to current
2020-09-07
Luke Kenneth Casso...
split out PowerDecode2 into PowerDecodeSubset
blob
|
commitdiff
|
raw
|
diff to current
2020-09-07
Luke Kenneth Casso...
allow Decode2ToExecute1Type to take an opkls argument
blob
|
commitdiff
|
raw
|
diff to current
2020-08-29
Luke Kenneth Casso...
slowly morphing towards using an XER bit-field selector...
blob
|
commitdiff
|
raw
|
diff to current
2020-08-29
Luke Kenneth Casso...
CR FXM becomes a full mask.
blob
|
commitdiff
|
raw
|
diff to current
2020-08-24
Cole Poirier
Merge branch 'master' of git.libre-soc.org:soc
blob
|
commitdiff
|
raw
|
diff to current
2020-08-22
Luke Kenneth Casso...
rename invert_a to invert_in because logical inverts RB
blob
|
commitdiff
|
raw
|
diff to current
2020-07-22
Luke Kenneth Casso...
add TT.size and use it in PowerDecoder and trap input...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-21
Luke Kenneth Casso...
add PC (CIA) to PowerDecode2 "state" for passing into...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-14
Luke Kenneth Casso...
add MSR to PowerDecoder2
blob
|
commitdiff
|
raw
|
diff to current
2020-07-12
Luke Kenneth Casso...
rename InternalOp to MicrOp
blob
|
commitdiff
|
raw
|
diff to current
2020-07-12
Luke Kenneth Casso...
change CSV LD/ST update field to LDSTMode (support...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-08
Jacob Lifshay
Merge branch 'master' of ssh://git.libre-riscv.org...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-05
Luke Kenneth Casso...
big reorg on PowerDecoder2, actually Decode2Execute1Type
blob
|
commitdiff
|
raw
|
diff to current
2020-07-05
Luke Kenneth Casso...
comment on spr2, not needed
blob
|
commitdiff
|
raw
|
diff to current
2020-07-05
Luke Kenneth Casso...
split out Decode2ToExecuteType fields involving registers
blob
|
commitdiff
|
raw
|
diff to current
2020-07-05
Luke Kenneth Casso...
sigh read and write xer detection, fix spr and trap...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-05
Luke Kenneth Casso...
move valid signal out of Decode2ToExecute1Type and...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-05
Luke Kenneth Casso...
remap SPR PowerISA numbers to internal SPR enum
blob
|
commitdiff
|
raw
|
diff to current
2020-07-04
Luke Kenneth Casso...
cater for illegal instruction (generates a trap)
blob
|
commitdiff
|
raw
|
diff to current
2020-06-17
Luke Kenneth Casso...
getting sim instruction decoder to reproduce asm instru...
blob
|
commitdiff
|
raw
|
diff to current
2020-06-10
Luke Kenneth Casso...
move Decode2ToExecute1Type to separate module
blob
|
commitdiff
|
raw
|
diff to current