add regression test for div overflow case
[soc.git] / src / soc / fu /
2020-07-09 Luke Kenneth Casso... add regression test for div overflow case
2020-07-09 Luke Kenneth Casso... slightly different so handling in common output stage
2020-07-09 Luke Kenneth Casso... also set so only if OE requires it
2020-07-09 Luke Kenneth Casso... bug #424 - 32/64 bit is a *global* flag not a per-op one
2020-07-09 Luke Kenneth Casso... test top bit 31 in 32-bit mode for CR0 creation
2020-07-09 Luke Kenneth Casso... ha ha very funny. pipelines being pipelines, you have...
2020-07-09 Luke Kenneth Casso... whoops test gets copied 4 times on the If.
2020-07-09 Luke Kenneth Casso... ALU output stage, change logic slightly
2020-07-09 Luke Kenneth Casso... set xer_ov.ok = 1
2020-07-09 Luke Kenneth Casso... remove unneeded xer.ca in MulOutputData
2020-07-09 Luke Kenneth Casso... something weird going on with div. interaction between...
2020-07-09 Luke Kenneth Casso... simplify setting of mul overflow into xer_ov
2020-07-09 Luke Kenneth Casso... clarifying comments on setting xer_ov/so
2020-07-09 Luke Kenneth Casso... DIV overflow needs to be copied into both bits of XER.ov
2020-07-09 Luke Kenneth Casso... add debug output of DIV results
2020-07-09 Luke Kenneth Casso... check result first then CR second
2020-07-09 Luke Kenneth Casso... resolving issues with div tests (turned out to be nmuti...
2020-07-09 Luke Kenneth Casso... remove xer_ca from DIV pipeline (took a bit of messing...
2020-07-09 Luke Kenneth Casso... irony comment on how one line creates a massive array...
2020-07-09 Luke Kenneth Casso... add new stages etc. to get multiply working without...
2020-07-09 Luke Kenneth Casso... create new DivMulOutputData which does not have CA...
2020-07-09 Luke Kenneth Casso... make carry output handling optional in common output...
2020-07-08 Luke Kenneth Casso... allow qemu to stop at specified end point
2020-07-08 Luke Kenneth Casso... add to/from spr test (mtspr, mfspr)
2020-07-08 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org...
2020-07-07 Luke Kenneth Casso... code-shuffle on testing to prepare loading large files...
2020-07-07 Luke Kenneth Casso... remove unneeded record field from logical_input_record
2020-07-07 Luke Kenneth Casso... add in SPR test cases into test_issuer.py
2020-07-06 Luke Kenneth Casso... use ComMULOpSubset in mul pipeline
2020-07-06 Luke Kenneth Casso... remove alu unneeded op record data
2020-07-06 Luke Kenneth Casso... remove alu unneeded op record data
2020-07-06 Luke Kenneth Casso... remove alu unneeded op record data
2020-07-06 Luke Kenneth Casso... add mul compunit
2020-07-06 Luke Kenneth Casso... whoops forgot that the mul pipeline is actually a pipel...
2020-07-06 Luke Kenneth Casso... continue mul unit test debugging
2020-07-06 Luke Kenneth Casso... investigating mul pipeline
2020-07-06 Luke Kenneth Casso... first cut at mul test pipeline
2020-07-06 Luke Kenneth Casso... add first cut at fu mul pipeline
2020-07-06 Luke Kenneth Casso... adding mtspr tests
2020-07-06 Luke Kenneth Casso... adding OP_MTMSR test
2020-07-06 Luke Kenneth Casso... sort out initialisation of TstL0CacheBuffer in ldst...
2020-07-05 Luke Kenneth Casso... add mtmsr tests (fail)
2020-07-05 Luke Kenneth Casso... check trap compunit output properly
2020-07-05 Luke Kenneth Casso... check msr in trap test, fix OP_RFID
2020-07-05 Luke Kenneth Casso... add an illegal instruction trap test
2020-07-05 Luke Kenneth Casso... big reorg on PowerDecoder2, actually Decode2Execute1Type
2020-07-05 Luke Kenneth Casso... check xer_out not xer_in
2020-07-05 Luke Kenneth Casso... sigh read and write xer detection, fix spr and trap...
2020-07-05 Luke Kenneth Casso... check spr1 in test spr compunit
2020-07-05 Luke Kenneth Casso... get/set slow spr in spr test_pipe_caller
2020-07-05 Luke Kenneth Casso... add first spr compunit test (not working yet)
2020-07-05 Luke Kenneth Casso... comment out SPR for now, needs SPR regfile
2020-07-05 Luke Kenneth Casso... add SPR compunit
2020-07-05 Luke Kenneth Casso... check NIA on trap fu test
2020-07-04 Luke Kenneth Casso... cater for illegal instruction (generates a trap)
2020-07-04 Luke Kenneth Casso... add sc back in
2020-07-04 Luke Kenneth Casso... comments in trap about exceptions using microcoding
2020-07-04 Luke Kenneth Casso... more updating spr1/spr2 to fast1/fast2
2020-07-04 Luke Kenneth Casso... more updating spr1/spr2 to fast1/fast2
2020-07-04 Luke Kenneth Casso... rename spr1/spr2 to fast1/fast2 in branch
2020-07-04 Luke Kenneth Casso... update trap docstring
2020-07-04 Luke Kenneth Casso... use new consts module
2020-07-04 Luke Kenneth Casso... sorting out trap fastregs
2020-07-04 Luke Kenneth Casso... sort out trap test reg checking
2020-07-04 Luke Kenneth Casso... rename spr1 to fast1 in trap data
2020-07-04 Luke Kenneth Casso... sorting out fast/spr naming
2020-07-04 Luke Kenneth Casso... oops initialise Function Unit class with idx
2020-07-04 Luke Kenneth Casso... add first cookie-cut test_trap_compunit.py
2020-07-04 Luke Kenneth Casso... debugging decoding of SPRs (fast)
2020-07-04 Luke Kenneth Casso... add spr test, add decode of spr in/out
2020-07-04 Luke Kenneth Casso... add spr main stage
2020-07-04 Luke Kenneth Casso... add spr input record
2020-07-04 Luke Kenneth Casso... add SPR pipeline
2020-07-04 Luke Kenneth Casso... reduce steps per stage to 8
2020-07-03 Luke Kenneth Casso... set only div/rem supported
2020-07-02 Luke Kenneth Casso... allow flexible selection of the types of ALUs
2020-07-02 Luke Kenneth Casso... fix unit tests due to change in using pspec
2020-07-02 Luke Kenneth Casso... allow ALU names to propagate through from FU to CompUni...
2020-07-02 Luke Kenneth Casso... name function unit ALUs
2020-07-02 Luke Kenneth Casso... comment out DIV unit for now
2020-07-02 Luke Kenneth Casso... increase combinatorial stages to 8
2020-07-02 Luke Kenneth Casso... reduce DIV radix to 1
2020-07-02 Luke Kenneth Casso... add DIV function unit to compunits
2020-07-02 Luke Kenneth Casso... add trap function unit into compunits
2020-07-01 Luke Kenneth Casso... whoops missed some cases in unit test changing ALUHelpers
2020-07-01 Luke Kenneth Casso... whoops swapped trap test instructions accidentally
2020-07-01 Luke Kenneth Casso... attempting to add SPRs to rfid test
2020-07-01 Luke Kenneth Casso... trap test check results
2020-07-01 Luke Kenneth Casso... add in trap compunit
2020-07-01 Luke Kenneth Casso... add rfid and td/tw trap test
2020-07-01 Luke Kenneth Casso... continue debugging trap pipeline
2020-07-01 Luke Kenneth Casso... debugging trap pipeline
2020-07-01 Luke Kenneth Casso... start running trap unit test, fixing errors
2020-06-30 Luke Kenneth Casso... code-morph on div pipeline
2020-06-29 Luke Kenneth Casso... add README for fu directory
2020-06-29 Luke Kenneth Casso... use correct ALUHelpers in div test
2020-06-29 Luke Kenneth Casso... sort out syntax errors in div
2020-06-29 Luke Kenneth Casso... first unit test for div
2020-06-28 Luke Kenneth Casso... got Pi2LSUI FSM working
2020-06-27 Luke Kenneth Casso... make Memory accessible via TestSRAMBareLoadStoreUnit
next