match up dram initialisation parameters
[ls2.git] / src /
2022-02-19 Luke Kenneth Casso... match up dram initialisation parameters
2022-02-19 Luke Kenneth Casso... hm -abc9 seems to be working, and without -nowidelut
2022-02-18 Luke Kenneth Casso... add DRAM class to DDR3Soc
2022-02-18 Luke Kenneth Casso... add FPGA argument to DDR3SoC
2022-02-18 Luke Kenneth Casso... add microwatt console lib and #includes
2022-02-18 Luke Kenneth Casso... make cpu optional (test purposes), make bios optional,
2022-02-16 Luke Kenneth Casso... remove minerva cpu
2022-02-16 Luke Kenneth Casso... drop clock frequency to 25 mhz and disable abc9 (it...
2022-02-16 Luke Kenneth Casso... wildcards never ok. update comments
2022-02-16 Luke Kenneth Casso... add copyright notices
2022-02-16 Luke Kenneth Casso... update ECP5 PLL to accept parameters for setting arbitr...
2022-02-16 Luke Kenneth Casso... * add uart_pins to UART16550 peripheral so they get...
2022-02-16 Luke Kenneth Casso... * disable DDR3 for now
2022-02-15 Luke Kenneth Casso... connect up stall signals (fake) for WB Classic compliance
2022-02-15 Luke Kenneth Casso... alternative uart wishbone mapping which just takes...
2022-02-15 Luke Kenneth Casso... attempt to do 8-bit downconvert on wishbone bus for...
2022-02-15 Luke Kenneth Casso... correct syscon bus address to 0xC000_0000
2022-02-15 Luke Kenneth Casso... add microwatt SYSCON peripheral at 0xc000_0000
2022-02-15 Luke Kenneth Casso... increase size of bootmem
2022-02-15 Luke Kenneth Casso... add interrupt controller module, remove stall feature...
2022-02-14 Luke Kenneth Casso... add external cpu
2022-02-14 Luke Kenneth Casso... convert boot rom to bootmem and get first hello_world...
2022-02-14 Luke Kenneth Casso... add first cut of verilator simulation, over from microwatt
2022-02-14 Luke Kenneth Casso... add verilog build option, make DDR3 PHY optional, add...
2022-02-13 Luke Kenneth Casso... add future sim option (needs Simulated DDR PHY)
2022-02-13 Luke Kenneth Casso... rename examples to src