2022-06-26 |
Luke Kenneth Casso... | missing module argument to TestRunner execute |
tree | commitdiff |
2022-06-26 |
Luke Kenneth Casso... | convert trap test_pipe_caller.py to consistent format |
tree | commitdiff |
2022-05-23 |
Andrey Miroshnikov | Change usage of WB sel for individual control |
tree | commitdiff |
2022-05-01 |
Luke Kenneth Casso... | split out front of div into separate stage, still too... |
tree | commitdiff |
2022-04-30 |
Luke Kenneth Casso... | add missing module |
tree | commitdiff |
2022-04-30 |
Luke Kenneth Casso... | split off CR0/XER production in DIV Function Unit into... |
tree | commitdiff |
2022-04-30 |
Luke Kenneth Casso... | clear out DEC in core.cur_state.dec due to spurious... |
tree | commitdiff |
2022-04-30 |
Cesar Strauss | Implement transparent read port option on the XOR wrapp... |
tree | commitdiff |
2022-04-29 |
Jacob Lifshay | fix waay-too-precise error requirements |
tree | commitdiff |
2022-04-29 |
Luke Kenneth Casso... | add option to set small cache sizes in |
tree | commitdiff |
2022-04-29 |
Jacob Lifshay | add comment |
tree | commitdiff |
2022-04-29 |
Jacob Lifshay | fix so HDL works for 5, 8, 16, 32, and 64-bits. |
tree | commitdiff |
2022-04-29 |
Jacob Lifshay | HDL works for io_width=5 |
tree | commitdiff |
2022-04-28 |
Cesar Strauss | Test simultaneous transparent reads and partial writes |
tree | commitdiff |
2022-04-28 |
Jacob Lifshay | add docs for clz |
tree | commitdiff |
2022-04-28 |
Jacob Lifshay | add WIP HDL version of goldschmidt division -- it's... |
tree | commitdiff |
2022-04-28 |
Jacob Lifshay | move GoldschmidtDivState |
tree | commitdiff |
2022-04-28 |
Jacob Lifshay | add FIXME comments |
tree | commitdiff |
2022-04-28 |
Jacob Lifshay | add the goldschmidt sqrt/rsqrt algorithm, still need... |
tree | commitdiff |
2022-04-27 |
Jacob Lifshay | improved goldschmidt division algorithm parameter optim... |
tree | commitdiff |
2022-04-27 |
Jacob Lifshay | split out non-derived params into separate class withou... |
tree | commitdiff |
2022-04-27 |
Jacob Lifshay | split out n_hat as separate property |
tree | commitdiff |
2022-04-27 |
Jacob Lifshay | add default_cost_fn |
tree | commitdiff |
2022-04-27 |
Jacob Lifshay | move GoldschmidtDivParams.get to bottom of class |
tree | commitdiff |
2022-04-27 |
Jacob Lifshay | rename _goldschmidt_div_ops to GoldschmidtDivState... |
tree | commitdiff |
2022-04-26 |
Jacob Lifshay | goldschmidt division works! still needs better paramete... |
tree | commitdiff |
2022-04-26 |
Jacob Lifshay | fix goofed __init__.py file name |
tree | commitdiff |
2022-04-25 |
Jacob Lifshay | working on goldschmidt_div_sqrt.py |
tree | commitdiff |
2022-04-23 |
Jacob Lifshay | working on goldschmidt division algorithm |
tree | commitdiff |
2022-04-22 |
Luke Kenneth Casso... | whitespace |
tree | commitdiff |
2022-04-22 |
Jacob Lifshay | add WIP goldschmidt division algorithm |
tree | commitdiff |
2022-04-17 |
Cesar Strauss | Implement a 1W/1R register file, XOR style |
tree | commitdiff |
2022-04-17 |
Cesar Strauss | Formal proof of pseudo 1W/2R SRAM |
tree | commitdiff |
2022-04-17 |
Cesar Strauss | Add transparent option for the full read port |
tree | commitdiff |
2022-04-17 |
Cesar Strauss | Implement a pseudo 1W/2R memory |
tree | commitdiff |
2022-04-16 |
Luke Kenneth Casso... | reduce dcache/icache number of ways, to fit into ECP5... |
tree | commitdiff |
2022-04-16 |
Tobias Platen | part two of issuer_fix: read pspec.microwatt_old and... |
tree | commitdiff |
2022-04-16 |
Cesar Strauss | Check non-transparent 1W/1R SRAM wrapper |
tree | commitdiff |
2022-04-16 |
Cesar Strauss | Enable read port for non-transparent memories |
tree | commitdiff |
2022-04-16 |
Tobias Platen | Merge ssh://git.libre-riscv.org:922/soc |
tree | commitdiff |
2022-04-16 |
Tobias Platen | part one of issuer_fix: add parameter to issuer_verilog.py |
tree | commitdiff |
2022-04-16 |
Cesar Strauss | Add port declarations to the SRAM wrappers |
tree | commitdiff |
2022-04-16 |
Cesar Strauss | Change write lane signal from one-hot to binary |
tree | commitdiff |
2022-04-16 |
Luke Kenneth Casso... | whoops, WBASyncBridge ack signal not wired up! |
tree | commitdiff |
2022-04-16 |
Luke Kenneth Casso... | select width is data_width // data granularity. |
tree | commitdiff |
2022-04-16 |
Cesar Strauss | Synchronize LVT state, completing the induction proof |
tree | commitdiff |
2022-04-16 |
Cesar Strauss | Sync proof state with downstream memories |
tree | commitdiff |
2022-04-16 |
Luke Kenneth Casso... | put the old microwatt compatibility back |
tree | commitdiff |
2022-04-16 |
Luke Kenneth Casso... | blegh. |
tree | commitdiff |
2022-04-15 |
Cesar Strauss | Complete moving the induction support into the DUT |
tree | commitdiff |
2022-04-15 |
Cesar Strauss | Fix incorrect signal widths |
tree | commitdiff |
2022-04-15 |
Cesar Strauss | Move part of formal proof to the implementation |
tree | commitdiff |
2022-04-14 |
Luke Kenneth Casso... | add option Spec to XICS ICP/ICS to be able to activate... |
tree | commitdiff |
2022-04-14 |
Luke Kenneth Casso... | move IRQLine out because that makes soc dependent on... |
tree | commitdiff |
2022-04-14 |
Luke Kenneth Casso... | 80 char limit, remove creation of stall from ack/cyc... |
tree | commitdiff |
2022-04-14 |
Raptor Engineering... | wb_async: Allow different feature fields for master... |
tree | commitdiff |
2022-04-14 |
Raptor Engineering... | Add separate memory clock register to SYSCON |
tree | commitdiff |
2022-04-12 |
Tobias Platen | issuer.py: add microwatt_old and microwatt_debug options |
tree | commitdiff |
2022-04-11 |
Raptor Engineering... | Separate core and nest clocks in Microwatt SYSCON |
tree | commitdiff |
2022-04-11 |
Raptor Engineering... | Add initial wrapper for Wishbone asynchronous bridge... |
tree | commitdiff |
2022-04-10 |
Cesar Strauss | Begin a formal proof of the LVT-based 1W/1R wrapper |
tree | commitdiff |
2022-04-10 |
Cesar Strauss | Implement 1W/1R with a transparent (or not) read port. |
tree | commitdiff |
2022-04-10 |
Cesar Strauss | Implement a true 1W/1R memory from 1RW blocks |
tree | commitdiff |
2022-04-09 |
Luke Kenneth Casso... | add a new make target for setting coldboot firmware... |
tree | commitdiff |
2022-04-08 |
Luke Kenneth Casso... | syntax error |
tree | commitdiff |
2022-04-08 |
Luke Kenneth Casso... | add dram to SysCon |
tree | commitdiff |
2022-04-08 |
Luke Kenneth Casso... | add SPI offset to microwatt syscon |
tree | commitdiff |
2022-04-06 |
Luke Kenneth Casso... | only add clock-settings on ECP5 due to special SPI... |
tree | commitdiff |
2022-04-04 |
Luke Kenneth Casso... | add tempfile to uart16550 wrapper which defines DATA_BU... |
tree | commitdiff |
2022-04-04 |
Luke Kenneth Casso... | allow direction-setting on each of dq0-3 in Tercel... |
tree | commitdiff |
2022-04-03 |
Luke Kenneth Casso... | cant stand the practice of putting docstrings *after... |
tree | commitdiff |
2022-04-03 |
Cesar Strauss | Extend the proof to a non-transparent port |
tree | commitdiff |
2022-04-03 |
Cesar Strauss | Run formal proof on both types (even/odd) of phased... |
tree | commitdiff |
2022-04-03 |
Cesar Strauss | Complete the formal proof of the pseudo dual port SRAM |
tree | commitdiff |
2022-04-03 |
Cesar Strauss | Implement a debug port on the pseudo 1W/1R SRAM |
tree | commitdiff |
2022-04-03 |
Cesar Strauss | Formal proof of the phased write dual port memory wrapper |
tree | commitdiff |
2022-04-03 |
Luke Kenneth Casso... | correct default to zero string not zero int |
tree | commitdiff |
2022-04-03 |
Luke Kenneth Casso... | add alternative pc_reset argument to issuer_verilog.py |
tree | commitdiff |
2022-04-03 |
Luke Kenneth Casso... | fix some of instantiation errors in opencores_ethmac.py |
tree | commitdiff |
2022-04-02 |
Raptor Engineering... | Fix opencores EthMAC module wiring |
tree | commitdiff |
2022-04-02 |
Cesar Strauss | Implement transparent read ports on the phased write... |
tree | commitdiff |
2022-04-02 |
Cesar Strauss | Implement and test a "phased write port" memory |
tree | commitdiff |
2022-03-31 |
Luke Kenneth Casso... | invert cs_n pin in Tercel |
tree | commitdiff |
2022-03-30 |
Luke Kenneth Casso... | nope, default features in Tercel WB Buses need to not... |
tree | commitdiff |
2022-03-29 |
Luke Kenneth Casso... | add bus.err to list of default Wishbone signals in... |
tree | commitdiff |
2022-03-29 |
Luke Kenneth Casso... | byte-reverse Tercel read/write data and config bus... |
tree | commitdiff |
2022-03-29 |
Luke Kenneth Casso... | set clock freq Constant length to 32-bit in Tercel. |
tree | commitdiff |
2022-03-29 |
Luke Kenneth Casso... | self.specials does not exist, Instances must be added... |
tree | commitdiff |
2022-03-29 |
Luke Kenneth Casso... | more sorting out wishbone names in Tercel |
tree | commitdiff |
2022-03-29 |
Luke Kenneth Casso... | fix names of Instance signals in Tercel |
tree | commitdiff |
2022-03-29 |
Luke Kenneth Casso... | sort out variable names in Tercel |
tree | commitdiff |
2022-03-29 |
Luke Kenneth Casso... | self.comb does not exist, comb is a local temp-var... |
tree | commitdiff |
2022-03-29 |
Luke Kenneth Casso... | whitespace cleanup (80 char limit) |
tree | commitdiff |
2022-03-29 |
Raptor Engineering... | Add initial integration for OpenCores 10/100 Ethernet MAC |
tree | commitdiff |
2022-03-27 |
Cesar Strauss | Finish the SRAM formal proof by implementing induction |
tree | commitdiff |
2022-03-26 |
Cesar Strauss | Add formal verification of the single port memory block |
tree | commitdiff |
2022-03-26 |
Luke Kenneth Casso... | rename PLRU modules to avoid conflict in microwatt |
tree | commitdiff |
2022-03-18 |
Luke Kenneth Casso... | whitespace cleanup (80 char limit, pep8) |
tree | commitdiff |
2022-03-18 |
Luke Kenneth Casso... | turn CompALU/CompLDST latches synchronous |
tree | commitdiff |
2022-03-16 |
Raptor Engineering... | Add initial Tercel integration |
tree | commitdiff |
next |