Revert "Add INIT parameter to all ff/latch cells"
[yosys.git] / techlibs / common / simcells.v
2019-02-17 Eddie HungRevert "Add INIT parameter to all ff/latch cells"
2019-02-17 Eddie HungMerge https://github.com/YosysHQ/yosys into dff_init
2019-02-06 Eddie HungAdd INIT parameter to all ff/latch cells
2018-12-16 Clifford WolfMerge pull request #704 from webhat/feature/fix-awk
2018-12-05 Clifford WolfMerge pull request #709 from smunaut/issue_708
2018-12-05 Clifford WolfMerge pull request #718 from whitequark/gate2lut
2018-12-05 whitequarkFix typo.
2017-05-17 Clifford WolfAdd $_ANDNOT_ and $_ORNOT_ gates
2016-10-14 Clifford WolfAdded $global_clock verilog syntax support for creating...
2016-07-08 Clifford WolfMerge branch 'yosys-0.5-vtr' of https://github.com...
2016-02-01 Clifford WolfProgress in cell library documentation
2015-12-07 Clifford WolfMerge pull request #108 from cseed/master
2015-10-20 Clifford WolfProgress on cell help messages
2015-10-17 Clifford WolfProgress on cell help messages
2015-10-14 Clifford WolfAdded more cell descriptions
2015-10-14 Clifford WolfAdded first help messages for cell types
2015-08-16 Clifford WolfAdded $tribuf and $_TBUF_ sim models
2015-08-14 Larry DoolittleAnother block of spelling fixes
2015-07-02 Clifford WolfFixed trailing whitespaces
2015-04-05 Clifford WolfAdded $_MUX4_, $_MUX8_, and $_MUX16_ cell types
2015-04-03 Ahmed IrfanMerge branch 'master' of https://github.com/cliffordwol...
2014-12-08 Clifford WolfAdded $_DFFE_??_ cell types
2014-10-03 Clifford WolfAdded $_BUF_ cell type
2014-09-22 Ahmed IrfanMerge branch 'master' of https://github.com/cliffordwol...
2014-08-16 Clifford WolfAdded additional gate types: $_NAND_ $_NOR_ $_XNOR_...
2014-08-15 Clifford WolfRenamed $_INV_ cell type to $_NOT_
2014-07-31 Clifford WolfRenamed "stdcells.v" to "techmap.v"
2014-03-31 Clifford WolfAdded support for dlatchsr cells
2013-11-24 Clifford WolfRenamed stdcells_sim.v to simcells.v and fixed blackbox.v