projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Added $assert cell
[yosys.git]
/
techlibs
/
common
/
simlib.v
2014-01-19
Clifford Wolf
Added $assert cell
blob
|
commitdiff
|
raw
2014-01-18
Clifford Wolf
Fixed $lut simlib model for a wider range of tools
blob
|
commitdiff
|
raw
|
diff to current
2014-01-18
Clifford Wolf
More changes to simlib to make it friendlier to a wider...
blob
|
commitdiff
|
raw
|
diff to current
2014-01-18
Clifford Wolf
Fixed a type in $mem model in simlib.v
blob
|
commitdiff
|
raw
|
diff to current
2014-01-18
Clifford Wolf
Added $bu0 cell to simlib.v
blob
|
commitdiff
|
raw
|
diff to current
2013-12-27
Clifford Wolf
Added support for non-const === and !== (for miter...
blob
|
commitdiff
|
raw
|
diff to current
2013-11-24
Clifford Wolf
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
blob
|
commitdiff
|
raw
|
diff to current
2013-11-10
Clifford Wolf
Cleanups and bugfixes in response to new internal cell...
blob
|
commitdiff
|
raw
|
diff to current
2013-10-18
Clifford Wolf
Added $sr, $dffsr and $dlatch cell types
blob
|
commitdiff
|
raw
|
diff to current
2013-09-15
Clifford Wolf
Moved common techlib files to techlibs/common
blob
|
commitdiff
|
raw
|
diff to current