Remove abc_flop attributes for now
[yosys.git] / techlibs / coolrunner2 / cells_sim.v
2017-08-15 Clifford WolfMerge branch 'rmports' of https://github.com/azonenberg...
2017-08-14 Clifford WolfMerge pull request #381 from azonenberg/countfix
2017-08-14 Clifford WolfMerge pull request #383 from azonenberg/abcfnames
2017-08-14 Clifford WolfMerge pull request #382 from azonenberg/jsoniofix
2017-08-14 Clifford WolfMerge pull request #384 from azonenberg/crtechlib
2017-08-14 Robert Oucoolrunner2: Add INVERT parameter to some BUFGs
2017-08-14 Robert Oucoolrunner2: Add FFs with clock enable to cells_sim.v
2017-07-03 Clifford WolfMerge pull request #352 from rqou/master
2017-06-26 Robert Oucoolrunner2: Add a few more primitives
2017-06-26 Robert Oucoolrunner2: Initial mapping of latches
2017-06-26 Robert Oucoolrunner2: Initial mapping of DFFs
2017-06-26 Robert Oucoolrunner2: Remove redundant INVERT_PTC
2017-06-26 Robert Oucoolrunner2: Also construct the XOR cell in the macrocell
2017-06-26 Robert Oucoolrunner2: Initial techmapping for $sop
2017-06-24 Robert Oucoolrunner2: Initial commit