projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Add tests/various/chparam.sh
[yosys.git]
/
techlibs
/
gowin
/
2019-04-30
Benedikt Tutzer
Merge branch 'master' of https://github.com/YosysHQ...
tree
|
commitdiff
2019-04-22
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #905 from christian-krieg/feature...
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #941 from Wren6991/sim_lib_io_clke
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge branch 'dh73-master'
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge branch 'master' of https://github.com/dh73/yosys_...
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #916 from YosysHQ/map_cells_before_m...
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #911 from mmicko/gowin-nobram
tree
|
commitdiff
2019-04-18
Eddie Hung
Revert "synth_* with -retime option now calls abc with...
tree
|
commitdiff
2019-04-18
Eddie Hung
Merge branch 'master' into eddie/fix_retime
tree
|
commitdiff
2019-04-13
Diego
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM...
tree
|
commitdiff
2019-04-10
Eddie Hung
synth_* with -retime option now calls abc with -D 1...
tree
|
commitdiff
2019-04-02
Miodrag Milanovic
Make nobram false by default for gowin
tree
|
commitdiff
2019-03-28
Benedikt Tutzer
Merge remote-tracking branch 'origin/master' into featu...
tree
|
commitdiff
2019-03-19
Eddie Hung
Merge https://github.com/YosysHQ/yosys into read_aiger
tree
|
commitdiff
2019-03-14
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-03-09
Clifford Wolf
Merge pull request #859 from smunaut/ice40_braminit
tree
|
commitdiff
2019-03-01
Clifford Wolf
Merge pull request #836 from elmsfu/ice40_2bit_ram_rw_mode
tree
|
commitdiff
2019-02-28
Larry Doolittle
Reduce amount of trailing whitespace in code base
tree
|
commitdiff
2019-01-07
Clifford Wolf
Merge pull request #782 from whitequark/flowmap_dfs
tree
|
commitdiff
2019-01-04
Clifford Wolf
Merge pull request #777 from mmicko/achronix_cell_sim_fix
tree
|
commitdiff
2019-01-04
Clifford Wolf
Merge pull request #776 from mmicko/unify_noflatten
tree
|
commitdiff
2019-01-04
Miodrag Milanovic
Unify usage of noflatten among architectures
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #770 from whitequark/opt_expr_cmp
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #755 from Icenowy/anlogic-dram-init
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #750 from Icenowy/anlogic-ff-init
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #773 from whitequark/opt_lut_elim_fixes
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #772 from whitequark/synth_lut
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #771 from whitequark/techmap_cmp2lut
tree
|
commitdiff
2019-01-02
Clifford Wolf
Merge pull request #769 from whitequark/typos
tree
|
commitdiff
2019-01-02
whitequark
Fix typographical and grammatical errors and inconsiste...
tree
|
commitdiff
2018-12-16
Clifford Wolf
Merge pull request #704 from webhat/feature/fix-awk
tree
|
commitdiff
2018-12-05
Clifford Wolf
Merge pull request #709 from smunaut/issue_708
tree
|
commitdiff
2018-12-05
Clifford Wolf
Merge pull request #713 from Diego-HR/master
tree
|
commitdiff
2018-12-04
Diego H
Changes in GoWin synth commands and ALU primitive support
tree
|
commitdiff
2018-09-17
Udi Finkelstein
Merge branch 'master' into pr_reg_wire_error
tree
|
commitdiff
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
tree
|
commitdiff
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
tree
|
commitdiff
2018-07-21
Henner Zeller
Consistent use of 'override' for virtual methods in...
tree
|
commitdiff
2016-11-08
Clifford Wolf
Indenting fixes in gowin sim cell lib
tree
|
commitdiff
2016-11-03
Clifford Wolf
Added hex constant support to write_verilog
tree
|
commitdiff
2016-11-01
Clifford Wolf
Added initial version of "synth_gowin"
tree
|
commitdiff