projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Merge branch 'eddie/xilinx_srl' into xaig_arrival
[yosys.git]
/
techlibs
/
xilinx
/
abc_model.v
2019-08-28
Eddie Hung
Merge branch 'eddie/xilinx_srl' into xaig_arrival
blob
|
commitdiff
|
raw
2019-08-28
Eddie Hung
Merge remote-tracking branch 'origin/master' into xaig_...
blob
|
commitdiff
|
raw
2019-08-23
Eddie Hung
Merge remote-tracking branch 'origin/master' into xaig_...
blob
|
commitdiff
|
raw
2019-08-21
Eddie Hung
Merge remote-tracking branch 'origin/master' into xaig_...
blob
|
commitdiff
|
raw
2019-08-21
Eddie Hung
Merge remote-tracking branch 'origin/master' into xaig_...
blob
|
commitdiff
|
raw
2019-08-21
Eddie Hung
Merge branch 'eddie/fix_techmap' into xaig_arrival
blob
|
commitdiff
|
raw
2019-08-21
Eddie Hung
xilinx to use abc_map.v with -max_iter 1
blob
|
commitdiff
|
raw
2019-08-21
Eddie Hung
Remove sequential extension
blob
|
commitdiff
|
raw
|
diff to current
2019-08-21
Eddie Hung
Merge remote-tracking branch 'origin/master' into xaig_dff
blob
|
commitdiff
|
raw
|
diff to current
2019-08-20
Eddie Hung
Wrap SRL{16,32} too
blob
|
commitdiff
|
raw
|
diff to current
2019-08-20
Eddie Hung
Wrap LUTRAMs in order to capture comb/seq behaviour
blob
|
commitdiff
|
raw
|
diff to current
2019-08-20
Eddie Hung
Remove mapping rules
blob
|
commitdiff
|
raw
|
diff to current
2019-08-20
Eddie Hung
Use abc_{map,unmap,model}.v
blob
|
commitdiff
|
raw
|
diff to current