projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Use LUT delays for dist RAM delays
[yosys.git]
/
techlibs
/
xilinx
/
abc_xc7.box
2019-06-25
Eddie Hung
Use LUT delays for dist RAM delays
blob
|
commitdiff
|
raw
2019-06-25
Eddie Hung
Add Xilinx dist RAM as comb boxes
blob
|
commitdiff
|
raw
|
diff to current
2019-06-25
Eddie Hung
Merge remote-tracking branch 'origin/master' into xaig
blob
|
commitdiff
|
raw
|
diff to current
2019-06-22
Eddie Hung
Add comment to xc7 box
blob
|
commitdiff
|
raw
|
diff to current
2019-06-22
Eddie Hung
Carry in/out box ordering now move to end, not swap...
blob
|
commitdiff
|
raw
|
diff to current
2019-06-22
Eddie Hung
Remove DFF and RAMD box info for now
blob
|
commitdiff
|
raw
|
diff to current
2019-06-22
Eddie Hung
Merge branch 'master' into xaig
blob
|
commitdiff
|
raw
|
diff to current
2019-06-22
Eddie Hung
Merge remote-tracking branch 'origin/master' into xaig
blob
|
commitdiff
|
raw
|
diff to current
2019-06-21
Eddie Hung
Merge remote-tracking branch 'origin/master' into xaig
blob
|
commitdiff
|
raw
|
diff to current
2019-06-14
Eddie Hung
As per @daveshah1 remove async DFF timing from xilinx
blob
|
commitdiff
|
raw
|
diff to current
2019-06-14
Eddie Hung
Rename +/xilinx/abc.{box,lut} -> abc_xc7.{box,lut}
blob
|
commitdiff
|
raw
|
diff to current
projects / yosys.git / history