Merge remote-tracking branch 'origin/master' into xc7dsp
[yosys.git] / techlibs / xilinx / cells_sim.v
2019-09-18 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-09-18 Eddie HungMis-spell
2019-09-18 Eddie HungAdd pattern detection support for DSP48E1 model, check...
2019-09-12 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-09-11 Eddie HungMerge remote-tracking branch 'origin/eddie/peepopt_dffm...
2019-09-11 Eddie HungMerge remote-tracking branch 'origin/eddie/peepopt_dffm...
2019-09-11 Eddie HungMerge remote-tracking branch 'origin/eddie/peepopt_dffm...
2019-09-11 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-09-07 Eddie HungMerge branch 'master' of github.com:YosysHQ/yosys
2019-09-05 Eddie HungMerge remote-tracking branch 'origin/eddie/peepopt_dffm...
2019-09-05 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-09-05 Eddie HungMerge pull request #1312 from YosysHQ/xaig_arrival
2019-09-04 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_...
2019-09-04 Eddie HungMerge remote-tracking branch 'origin/eddie/peepopt_dffm...
2019-09-04 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-09-02 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_...
2019-08-30 Eddie HungRemove trailing space
2019-08-30 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-08-30 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_...
2019-08-30 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_...
2019-08-30 Eddie HungMerge branch 'eddie/xilinx_srl' into xaig_arrival
2019-08-30 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_...
2019-08-30 Eddie HungMerge branch 'xc7dsp' of github.com:YosysHQ/yosys into...
2019-08-30 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-30 David ShahMerge branch 'master' into xc7dsp
2019-08-29 SergeyMerge pull request #2 from YosysHQ/master
2019-08-29 SergeyMerge pull request #3 from YosysHQ/Sergey/tests_ice40
2019-08-29 Eddie HungMerge remote-tracking branch 'origin/eddie/fix_carry_wr...
2019-08-29 Eddie HungMerge remote-tracking branch 'origin/eddie/fix_carry_wr...
2019-08-29 Eddie HungMerge remote-tracking branch 'origin/eddie/fix_carry_wr...
2019-08-28 Eddie HungMerge branch 'eddie/xilinx_srl' into xaig_arrival
2019-08-28 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_...
2019-08-28 Eddie HungMerge pull request #1334 from YosysHQ/clifford/async2sy...
2019-08-28 Eddie HungMerge remote-tracking branch 'origin/clifford/async2syn...
2019-08-28 Eddie HungAdd (* clkbuf_sink *) to SRLC16E, reorder ports to...
2019-08-28 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-28 David ShahMerge pull request #1332 from YosysHQ/dave/ecp5gsr
2019-08-27 Clifford WolfMerge pull request #1325 from YosysHQ/eddie/sat_init
2019-08-27 Marcin Kościelnickixilinx: Add SRLC16E primitive.
2019-08-27 Eddie HungMerge pull request #1292 from YosysHQ/mwk/xilinx_bufgmap
2019-08-26 Eddie HungMerge branch 'master' into mwk/xilinx_bufgmap
2019-08-26 Clifford WolfMerge tag 'yosys-0.9'
2019-08-25 Clifford WolfMerge pull request #1112 from acw1251/pyosys_sigsig_issue
2019-08-24 Clifford WolfMerge pull request #1327 from YosysHQ/clifford/pmgen
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/clifford/pmgen...
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-23 Eddie HungPut attributes above port
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_...
2019-08-23 Eddie HungMerge branch 'master' into mwk/xilinx_bufgmap
2019-08-23 Eddie HungForgot one
2019-08-23 Eddie HungMerge branch 'master' into mwk/xilinx_bufgmap
2019-08-23 Eddie HungPut abc_* attributes above port
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/master' into mwk...
2019-08-22 Clifford WolfMerge pull request #1289 from mmicko/anlogic_fixes
2019-08-22 Clifford WolfMerge pull request #1281 from mmicko/efinix
2019-08-21 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_...
2019-08-21 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_...
2019-08-21 Eddie HungAdd abc_arrival to SRL*
2019-08-21 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-08-21 Eddie HungOops
2019-08-21 Eddie HungMerge branch 'eddie/fix_techmap' into xaig_arrival
2019-08-21 Eddie Hungxilinx to use abc_map.v with -max_iter 1
2019-08-21 Eddie HungAdd reference to FD* timing
2019-08-21 Eddie HungRemove sequential extension
2019-08-21 Eddie HungRemove SRL* delays from cells_sim.v
2019-08-21 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_dff
2019-08-20 Eddie HungWrap LUTRAMs in order to capture comb/seq behaviour
2019-08-20 Eddie HungAdd LUTRAM delays
2019-08-20 Eddie HungMerge pull request #1209 from YosysHQ/eddie/synth_xilinx
2019-08-20 Eddie HungUse abc_{map,unmap,model}.v
2019-08-20 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_dff
2019-08-20 Eddie HungMerge pull request #1304 from YosysHQ/eddie/abc9_refactor
2019-08-19 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_dff
2019-08-19 Eddie HungAdd arrival times for SRL outputs
2019-08-19 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_dff
2019-08-19 Eddie HungUnify abc_carry_{in,out} into abc_carry and use port...
2019-08-16 Eddie HungMerge branch 'eddie/abc9_refactor' into xaig_dff
2019-08-16 Eddie HungAttach abc_scc_break, abc_carry_{in,out} attr to ports...
2019-08-16 Eddie HungMerge remote-tracking branch 'origin/master' into mwk...
2019-08-15 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-08-15 Eddie HungMerge branch 'xc7dsp' of github.com:YosysHQ/yosys into...
2019-08-13 Marcin Kościelnickimove attributes to wires
2019-08-13 Eddie HungAdd assign PCOUT = P to DSP48E1
2019-08-12 Marcin KościelnickiAdd clock buffer insertion pass, improve iopadmap.
2019-08-12 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-08-08 Eddie HungFix copy-pasta typo
2019-08-08 David ShahMerge branch 'xc7dsp' of github.com:YosysHQ/yosys into...
2019-08-08 David ShahDSP48E1 sim model: add SIMD tests
2019-08-08 David ShahDSP48E1 model: test CE inputs
2019-08-08 David ShahDSP48E1 sim model: seq test working
2019-08-08 David ShahDSP48E1 sim model: Comb, no pre-adder, mode working
2019-08-08 David Shah[wip] sim model testing
2019-08-08 David Shah[wip] sim model testing
2019-08-07 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-08-07 David Shah[wip] DSP48E1 sim model improvements
2019-08-06 David Shah[wip] DSP48E1 sim model improvements
2019-08-06 David Shah[wip] DSP48E1 sim model improvements
2019-08-01 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp
2019-07-24 Jim LawsonMerge remote-tracking branch 'upstream/master'
2019-07-19 Eddie HungMerge remote-tracking branch 'origin/eddie/wreduce_add...
next