projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
Add tests/various/chparam.sh
[yosys.git]
/
techlibs
/
xilinx
/
2019-05-03
Eddie Hung
Revert "synth_xilinx to call dffinit with -noreinit"
tree
|
commitdiff
2019-05-03
Clifford Wolf
Merge pull request #976 from YosysHQ/clifford/fix974
tree
|
commitdiff
2019-05-03
Eddie Hung
synth_xilinx to call dffinit with -noreinit
tree
|
commitdiff
2019-05-02
Clifford Wolf
Merge pull request #963 from YosysHQ/eddie/synth_xilinx...
tree
|
commitdiff
2019-05-02
Eddie Hung
Back to passing all xc7srl tests!
tree
|
commitdiff
2019-05-02
Eddie Hung
Merge remote-tracking branch 'origin/master' into eddie...
tree
|
commitdiff
2019-05-01
Eddie Hung
Merge branch 'master' of github.com:YosysHQ/yosys
tree
|
commitdiff
2019-04-30
Clifford Wolf
Merge pull request #972 from YosysHQ/clifford/fix968
tree
|
commitdiff
2019-04-30
Clifford Wolf
Merge pull request #966 from YosysHQ/clifford/fix956
tree
|
commitdiff
2019-04-30
Clifford Wolf
Merge pull request #962 from YosysHQ/eddie/refactor_syn...
tree
|
commitdiff
2019-04-30
Clifford Wolf
Merge branch 'master' into eddie/refactor_synth_xilinx
tree
|
commitdiff
2019-04-30
Benedikt Tutzer
Merge branch 'master' of https://github.com/YosysHQ...
tree
|
commitdiff
2019-04-29
Clifford Wolf
Merge pull request #960 from YosysHQ/eddie/equiv_opt_undef
tree
|
commitdiff
2019-04-28
Eddie Hung
WIP
tree
|
commitdiff
2019-04-28
Eddie Hung
Move neg-pol to pos-pol mapping from ff_map to cells_map.v
tree
|
commitdiff
2019-04-26
Eddie Hung
Revert synth_xilinx 'fine' label more to how it used...
tree
|
commitdiff
2019-04-26
Eddie Hung
Where did this check come from!?!
tree
|
commitdiff
2019-04-26
Eddie Hung
Refactor synth_xilinx to auto-generate doc
tree
|
commitdiff
2019-04-22
Eddie Hung
Merge pull request #914 from YosysHQ/xc7srl
tree
|
commitdiff
2019-04-22
Eddie Hung
Update help message
tree
|
commitdiff
2019-04-22
Eddie Hung
Move 'shregmap -tech xilinx' into map_cells
tree
|
commitdiff
2019-04-22
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #905 from christian-krieg/feature...
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #941 from Wren6991/sim_lib_io_clke
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge branch 'master' of https://github.com/dh73/yosys_...
tree
|
commitdiff
2019-04-22
Clifford Wolf
Re-added clean after techmap in synth_xilinx
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #916 from YosysHQ/map_cells_before_m...
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #911 from mmicko/gowin-nobram
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #909 from zachjs/master
tree
|
commitdiff
2019-04-21
Eddie Hung
Tidy up, fix for -nosrl
tree
|
commitdiff
2019-04-21
Eddie Hung
Merge branch 'map_cells_before_map_luts' into xc7srl
tree
|
commitdiff
2019-04-21
Eddie Hung
Merge branch 'master' into map_cells_before_map_luts
tree
|
commitdiff
2019-04-21
Eddie Hung
Add comments
tree
|
commitdiff
2019-04-21
Eddie Hung
Use new pmux2shiftx from #944, remove my old attempt
tree
|
commitdiff
2019-04-21
Eddie Hung
Merge remote-tracking branch 'origin/clifford/pmux2shif...
tree
|
commitdiff
2019-04-21
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-04-20
Clifford Wolf
Merge pull request #943 from YosysHQ/clifford/whitebox
tree
|
commitdiff
2019-04-20
Eddie Hung
Merge remote-tracking branch 'origin/pmux2shiftx' into...
tree
|
commitdiff
2019-04-20
Eddie Hung
Merge remote-tracking branch 'origin' into xc7srl
tree
|
commitdiff
2019-04-20
Clifford Wolf
Merge pull request #942 from YosysHQ/clifford/fix931
tree
|
commitdiff
2019-04-18
Eddie Hung
Merge pull request #917 from YosysHQ/eddie/fix_retime
tree
|
commitdiff
2019-04-18
Eddie Hung
Revert "synth_* with -retime option now calls abc with...
tree
|
commitdiff
2019-04-18
Eddie Hung
Merge branch 'master' into eddie/fix_retime
tree
|
commitdiff
2019-04-12
Eddie Hung
Merge pull request #928 from litghost/add_xc7_sim_models
tree
|
commitdiff
2019-04-12
Keith Rothman
Remove BUFGCTRL, BUFHCE and LUT6_2 from cells_xtra.
tree
|
commitdiff
2019-04-10
Eddie Hung
synth_* with -retime option now calls abc with -D 1...
tree
|
commitdiff
2019-04-10
Eddie Hung
Merge remote-tracking branch 'origin/master' into eddie...
tree
|
commitdiff
2019-04-09
Keith Rothman
Fix LUT6_2 definition.
tree
|
commitdiff
2019-04-09
Keith Rothman
Add additional cells sim models for core 7-series prima...
tree
|
commitdiff
2019-04-08
Eddie Hung
Merge branch 'undo_pr895' into xc7srl
tree
|
commitdiff
2019-04-06
Eddie Hung
Call shregmap twice -- once for variable, another for...
tree
|
commitdiff
2019-04-05
Eddie Hung
Merge branch 'eddie/fix_retime' into xc7srl
tree
|
commitdiff
2019-04-05
Eddie Hung
Move dffinit til after abc
tree
|
commitdiff
2019-04-05
Eddie Hung
Merge branch 'eddie/fix_retime' into xc7srl
tree
|
commitdiff
2019-04-05
Eddie Hung
Move techamp t:$_DFF_?N? to before abc call
tree
|
commitdiff
2019-04-05
Eddie Hung
Retry
tree
|
commitdiff
2019-04-05
Eddie Hung
Resolve @daveshah1 comment, update synth_xilinx help
tree
|
commitdiff
2019-04-05
Eddie Hung
synth_xilinx to techmap FFs after abc call, otherwise...
tree
|
commitdiff
2019-04-05
Eddie Hung
techmap inside map_cells stage
tree
|
commitdiff
2019-04-04
Eddie Hung
Merge branch 'map_cells_before_map_luts' into xc7srl
tree
|
commitdiff
2019-04-04
Eddie Hung
Missing techmap entry in help
tree
|
commitdiff
2019-04-04
Eddie Hung
Use soft-logic, not LUT3 instantiation
tree
|
commitdiff
2019-04-04
Eddie Hung
Merge branch 'map_cells_before_map_luts' into xc7srl
tree
|
commitdiff
2019-04-04
Eddie Hung
synth_xilinx to map_cells before map_luts
tree
|
commitdiff
2019-04-04
Eddie Hung
Cleanup comments
tree
|
commitdiff
2019-04-04
Eddie Hung
t:$dff* -> t:$dff t:$dffe
tree
|
commitdiff
2019-04-03
Eddie Hung
-nosrl meant when -nobram
tree
|
commitdiff
2019-04-03
Eddie Hung
Remove duplicate STARTUPE2
tree
|
commitdiff
2019-04-03
Eddie Hung
Disable shregmap in synth_xilinx if -retime
tree
|
commitdiff
2019-04-03
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-03-28
Benedikt Tutzer
Merge remote-tracking branch 'origin/master' into featu...
tree
|
commitdiff
2019-03-25
Eddie Hung
synth_xilinx to use shregmap with -minlen 3
tree
|
commitdiff
2019-03-25
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-03-22
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-03-22
Clifford Wolf
Merge pull request #889 from YosysHQ/clifford/fix888
tree
|
commitdiff
2019-03-22
Clifford Wolf
Merge pull request #890 from YosysHQ/clifford/fix887
tree
|
commitdiff
2019-03-22
David Shah
Merge pull request #891 from YosysHQ/xilinx_keep
tree
|
commitdiff
2019-03-22
David Shah
xilinx: Add keep attribute where appropriate
tree
|
commitdiff
2019-03-21
Eddie Hung
Add '-nosrl' option to synth_xilinx
tree
|
commitdiff
2019-03-20
Eddie Hung
Fine tune cells_map.v
tree
|
commitdiff
2019-03-20
Eddie Hung
Revert $__SHREG_ to orig; use $__XILINX_SHREG for varia...
tree
|
commitdiff
2019-03-20
Eddie Hung
Add support for variable length Xilinx SRL > 128
tree
|
commitdiff
2019-03-19
Eddie Hung
Restore original synth_xilinx commands
tree
|
commitdiff
2019-03-19
Eddie Hung
Fix spacing
tree
|
commitdiff
2019-03-19
Eddie Hung
Fix INIT for variable length SRs that have been bumped...
tree
|
commitdiff
2019-03-19
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-03-19
Clifford Wolf
Merge pull request #885 from YosysHQ/clifford/fix873
tree
|
commitdiff
2019-03-19
Clifford Wolf
Add Xilinx negedge FFs to synth_xilinx dffinit call...
tree
|
commitdiff
2019-03-19
Eddie Hung
Merge https://github.com/YosysHQ/yosys into read_aiger
tree
|
commitdiff
2019-03-16
Eddie Hung
Only accept <128 for variable length, only if $shiftx...
tree
|
commitdiff
2019-03-16
Eddie Hung
Cleanup synth_xilinx
tree
|
commitdiff
2019-03-16
Eddie Hung
Working
tree
|
commitdiff
2019-03-14
Eddie Hung
Reverse bits in INIT parameter for Xilinx, since MSB...
tree
|
commitdiff
2019-03-14
Eddie Hung
Misspell
tree
|
commitdiff
2019-03-14
Eddie Hung
Revert "Add shregmap -init_msb_first and use in synth_x...
tree
|
commitdiff
2019-03-14
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-03-14
Eddie Hung
Add shregmap -init_msb_first and use in synth_xilinx
tree
|
commitdiff
2019-03-14
Eddie Hung
Fix cells_map for SRL
tree
|
commitdiff
2019-03-14
Eddie Hung
Move shregmap until after first techmap
tree
|
commitdiff
2019-03-13
Eddie Hung
Refactor $__SHREG__ in cells_map.v
tree
|
commitdiff
next