Fixed keep attribute on wires in opt_clean
[yosys.git] / techlibs /
2013-11-06 Clifford WolfFixed techmap of $reduce_xnor with multi-bit outputs
2013-11-06 Clifford WolfFixed techmap of $gt and $ge with multi-bit outputs
2013-11-06 Clifford WolfImproved width extension with regard to undef propagation
2013-11-03 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2013-10-31 Clifford WolfAdded DFFSR cell to techlibs/cmos/cmos_cells.lib
2013-10-27 Clifford WolfMerge pull request #12 from jameswalmsley/master
2013-10-27 James Walmsley[EXAMPLES] Ported the mojo counter example to Zynq...
2013-10-27 Clifford WolfCleanups in xilinx examples
2013-10-27 Clifford WolfAdded synth_xilinx command
2013-10-27 Clifford WolfMoved simple xilinx counter sim example to subdir
2013-10-27 Clifford WolfXilinx mojo_counter example is now working
2013-10-26 Clifford WolfRenamed techlibs/xilinx7 to techlibs/xilinx
2013-10-26 Clifford WolfImproved xilinx mojo_counter example
2013-10-26 Clifford WolfAdded another xilinx example (not funcional yet)
2013-10-18 Clifford WolfBugfix in dffsr techmap rules
2013-10-18 Clifford WolfAdded techmap rules for $sr, $dffsr and $dlatch
2013-10-18 Clifford WolfAdded $_SR_[PN][PN]_, $_DFFSR_[PN][PN][PN]_, $_DLATCH_...
2013-10-18 Clifford WolfAdded $sr, $dffsr and $dlatch cell types
2013-10-16 Clifford WolfAdded map, par and bitgen to xlinx7 example
2013-09-15 Clifford WolfMoved common techlib files to techlibs/common
2013-09-14 Clifford WolfAdded spice testbench to techlibs/cmos
2013-09-14 Clifford WolfAdded spice backend
2013-09-03 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2013-08-27 Clifford WolfAdded mapping to techlibs/xilinx7 testbench (exposes...
2013-08-22 Clifford WolfAdded simple xilinx7 technology mapping files
2013-08-15 Clifford WolfImplemented same div-by-zero behavior as found in other...
2013-08-09 Clifford WolfAdded $div and $mod technology mapping
2013-07-23 Clifford WolfAdded $lut cells and abc lut mapping support
2013-07-09 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2013-07-09 Clifford WolfFixed shift ops with large right hand side
2013-06-13 Clifford WolfMore fixes for bugs found using xsthammer
2013-06-10 Clifford WolfMore sign-extension related fixes
2013-06-03 Clifford WolfImplemented technology mapping for multipliers (using...
2013-05-16 Clifford WolfMerge branch 'bugfix'
2013-04-07 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2013-04-07 Clifford WolfFixed clock related parameter names for $memrd and...
2013-03-28 Clifford WolfAdded EXTRA_TARGETS Makefile variable
2013-03-26 Clifford WolfTiny bugfix in simlib.v
2013-03-24 Clifford WolfFixed stdcells.v for $adff with undef reset value
2013-03-14 Clifford WolfMore support code for $sr cells
2013-01-05 Clifford Wolfadded .gitignore files
2013-01-05 Clifford Wolfinitial import